Single-Event Latchup Modeling Based on Coupled Physical and Electrical Transient Simulations in CMOS Technology

This work presents a SEL modeling based on physical simulations performed by MUSCA SEP3 and electrical simulations. This approach leads to use the layout description and process information (from TCAD, design or ITRS hypotheses) of a CMOS inverter cell to extract the characteristics of the parasitic circuitry. This approach is totally compatible with the Monte Carlo tool, MUSCA SEP3, with the aim to propose estimations of SEL susceptibility as well in terms of cross section, as sensitivity mapping. The latchup transient response is calculated and compared with heavy ion and TPA experimental measurements. The good agreements are shown in terms of latchup current and the electrical steps leading to the SEL occurrence. Complementary comparisons of SEL sensitive area mapping for TPA irradiation are presented and assessed. The ability of the model to take into account the temperature impact on the SEL sensitivity is presented and discussed.

[1]  D. K. Nichols,et al.  Latchup in CMOS Devices from Heavy Ions , 1983, IEEE Transactions on Nuclear Science.

[2]  C. Duvvury,et al.  Latch-up in 65nm CMOS technology: a scaling perspective , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[3]  R. D. Schrimpf,et al.  SEL-Sensitive Area Mapping and the Effects of Reflection and Diffraction From Metal Lines on Laser SEE Testing , 2013, IEEE Transactions on Nuclear Science.

[4]  A. H. Johnston,et al.  The effect of temperature on single-particle latchup , 1991 .

[5]  G. Bruguier,et al.  Single particle-induced latchup , 1996 .

[6]  R A Reed,et al.  SEU Prediction From SET Modeling Using Multi-Node Collection in Bulk Transistors and SRAMs Down to the 65 nm Technology Node , 2011, IEEE Transactions on Nuclear Science.

[7]  G. L. Hash,et al.  Effects of particle energy on proton-induced single-event latchup , 2005, IEEE Transactions on Nuclear Science.

[8]  L. Artola,et al.  Modeling of Elevated Temperatures Impact on Single Event Transient in Advanced CMOS Logics Beyond the 65-nm Technological Node , 2014, IEEE Transactions on Nuclear Science.

[9]  J. Harter,et al.  Static and transient latchup simulation of VLSI-CMOS with an improved physical design model , 1987, IEEE Transactions on Electron Devices.

[10]  Guillaume Hubert,et al.  Single-Event Transient Modeling in a 65-nm Bulk CMOS Technology Based on Multi-Physical Approach and Electrical Simulations , 2013, IEEE Transactions on Nuclear Science.

[11]  Allan H. Johnston,et al.  The influence of VLSI technology evolution on radiation-induced latchup in space systems , 1996 .

[12]  Scott Jordan,et al.  Mixed-signal 0.18μm CMOS and SiGe BiCMOS foundry technologies for ROIC applications , 2010, Security + Defence.

[13]  peixiong zhao,et al.  Evidence for Lateral Angle Effect on Single-Event Latchup in 65 nm SRAMs , 2009, IEEE Transactions on Nuclear Science.

[14]  G. Hubert,et al.  Operational SER Calculations on the SAC-C Orbit Using the Multi-Scales Single Event Phenomena Predictive Platform (MUSCA ${\rm SEP}^{3}$) , 2009, IEEE Transactions on Nuclear Science.

[15]  Nam-Ho Lee,et al.  New Approach for Transient Radiation SPICE Model of CMOS Circuit , 2013 .