A 7F/sup 2/ cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs

A 7F/sup 2/ DRAM trench cell and corresponding vertically folded bitline (BL) architecture has been fabricated using a 0.175 /spl mu/m technology. This concept features an advanced 30/spl deg/ tilted array device layout and an area penalty-free inter-BL twist. The presented scheme minimizes local well noise by maximizing the number of twisting intervals. A significant improvement of signal margin was measured on a 32-Mbyte test chip.

[1]  James D. Plummer,et al.  A novel pillar DRAM cell for 4 Gbit and beyond , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[2]  John K. DeBrosse,et al.  A 286 mm2 256 Mb DRAM with x 32 Both-Ends DQ , 1996 .

[3]  S. Shiratake,et al.  A dual layer bitline DRAM array with Vcc/Vss hybrid precharge for multi-gigabit DRAMs , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[4]  John K. DeBrosse,et al.  A 286 mm/sup 2/ 256 Mb DRAM with /spl times/32 both-ends DQ , 1996 .

[5]  Lee,et al.  Highly Manufacturable 1Gb SDRAM , 1997, 1997 Symposium on VLSI Technology.