Diagnosis of reconfigurable two-dimensional arrays using a scan approach
暂无分享,去创建一个
[1] Fabrizio Lombardi,et al. On Functional Testing of Array Processors , 1988, IEEE Trans. Computers.
[2] Fabrizio Lombardi,et al. Approach for the reconfiguration of multipipeline arrays , 1991 .
[3] Francisco J. O. Dias,et al. Truth-Table Verification of an Iterative Logic Array , 1976, IEEE Transactions on Computers.
[4] Arthur D. Friedman,et al. Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.
[5] Chris Jesshope. Wafer Scale Integration , 1986 .
[6] Miroslaw Malek,et al. FAULT DIAGNOSIS OF SWITCHES IN WAFER-SCALE ARRAYS. , 1986 .
[7] Mi Lu,et al. On the optimal reconfiguration of multipipeline arrays in the presence of faulty processing and switching elements , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[8] Robert E. Tarjan,et al. Data structures and network algorithms , 1983, CBMS-NSF regional conference series in applied mathematics.
[9] I. V. Ramakrishnan,et al. Reconfigurable Multipipelines for Vector Supercomputers , 1989, IEEE Trans. Computers.
[10] Renato Stefanelli,et al. PAPIA: Pyramidal architecture for parallel image analysis , 1985, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH).
[11] Y.-H. Choi. Reconfigurable VLSI/WSI multipipelines , 1991, Parallel Comput..
[12] Sudhakar M. Reddy,et al. A Testable Design of Iterative Logic Arrays , 1981, IEEE Transactions on Computers.
[13] José A. B. Fortes,et al. A taxonomy of reconfiguration techniques for fault-tolerant processor arrays , 1990, Computer.