论文信息 - Regenerative feedback repeaters for programmable interconnections

Regenerative feedback repeaters for programmable interconnections

FPGA performance is limited mainly by the delay of the programmable interconnection network. This delay increases quadratically with the number of series switches, and is a problem especially when the programmable switches are implemented using MOS transistors, since these have an appreciable resistance and capacitance. The delay can be reduced, at the cost of routability, by limiting the number of series switches per interconnection, or at the cost of area by inserting repeaters. Conventional bidirectional repeaters consist of sets of unidirectional tristate buffers and memory cells. Their benefit is limited due to high area and delay penalty. Area and delay penalty can be alleviated by using a regenerative feedback that senses the beginning of a transition and subsequently enforces it. This requires one buffer and no memory cells. This article shows a network with such repeaters for direction-independent buffering.

A. El Gamal | Mark Horowitz | Ivo J. Dobbelaere

[1] 庄司正一,et al. CMOS digital circuit technology , 1988 .

[2] R. Guo,et al. A 1024 Pin Universal Interconnect Array With Routing Architecture , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[3] A. El Gamal,et al. Architecture of field-programmable gate arrays , 1993, Proc. IEEE.

[4] C. L. Portmann,et al. Metastability in CMOS library elements in reduced supply and technology scaled applications , 1995 .

[5] N. F. Goncalves,et al. NORA: a racefree dynamic CMOS technique for pipelined logic structures , 1983 .

[6] Daniel W. Dobberpuhl,et al. The design and analysis of VLSI circuits , 1985 .

[7] C. M. Lee,et al. High-speed compact circuits with CMOS , 1982 .

[8] I. Richer. The Switch-Line: A Simple Lumped Transmission Line that can Support Unattenuated Propagation , 1966 .

[9] C. Nicholson. Electric current flow in excitable cells J. J. B. Jack, D. Noble &R. W. Tsien Clarendon Press, Oxford (1975). 502 pp., £18.00 , 1976, Neuroscience.

[10] L.F. Childs,et al. An 18 ns 4Kx4 CMOS SRAM , 1984, IEEE Journal of Solid-State Circuits.

[11] J. Schutz. A CMOS 100MHz Microprocessor , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12] A. El Gamal,et al. Regenerative feedback repeaters for programmable interconnections , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.