A controller-based design-for-testability technique for controller-data path circuits

This paper investigates the effect of the controller on the testability of sequential circuits composed of controllers and data paths. It is shown that even when both the controller and the data path parts are individually 100\% testable, the composite circuit may not be easily testable by gate-level sequential ATPG. Analysis shows that a primary problem in test pattern generation of combined controller-data path circuits is the correlation of control signals due to implications imposed by the controller specification. A design-for-testability technique is developed to re-design the controller such that the implications which may produce conflicts during test pattern generation are eliminated. The DFT technique involves adding extra control vectors to the controller. Experimental results show the ability of the controller DFT technique to produce highly testable controller-data path circuits, with nominal hardware overhead.

[1]  Thomas W. Parsons,et al.  Digital signal processing: theory, applications, and hardware , 1991 .

[2]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[3]  Christos A. Papachristou,et al.  A built-in self-testing approach for minimizing hardware overhead , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  D. G. Saab,et al.  Structural and behavioral synthesis for testability techniques , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  David S. Johnson,et al.  Computers and Inrracrobiliry: A Guide ro the Theory of NP-Completeness , 1979 .

[6]  S.M. Reddy,et al.  On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[7]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[8]  Miodrag Potkonjak,et al.  Exploiting hardware sharing in high-level synthesis for partial scan optimization , 1993, ICCAD '93.

[9]  Niraj K. Jha,et al.  Genesis: a behavioral synthesis system for hierarchical testability , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[10]  Alex Orailoglu,et al.  Microarchitectural Synthesis of VLSI Designs with High Test Concurrency , 1994, 31st Design Automation Conference.

[11]  Jonathan S. Turner,et al.  Almost All k-Colorable Graphs are Easy to Color , 1988, J. Algorithms.

[12]  Niraj K. Jha,et al.  Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments , 1993, 30th ACM/IEEE Design Automation Conference.

[13]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[14]  Edward J. McCluskey,et al.  Synthesizing for scan dependence in built-in self-testable designs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[15]  Miodrag Potkonjak,et al.  Transforming behavioral specifications to facilitate synthesis of testable designs , 1994, Proceedings., International Test Conference.

[16]  Miodrag Potkonjak,et al.  Non-scan Design-for-testability Of Rt-level Data Paths , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[17]  Jacob A. Abraham,et al.  Impact of behavioral modifications for testability , 1994, Proceedings of IEEE VLSI Test Symposium.

[18]  Janak H. Patel,et al.  An optimization based approach to the partial scan design problem , 1990, Proceedings. International Test Conference 1990.