Neuron-MOS correlator based on Manhattan distance computation for event recognition hardware

A minimum-distance-vector fully-parallel-search hardware has been developed based on neuron-MOS (/spl nu/MOS) technology for use in real-time event recognition system. The distance calculation as well as the minimum distance search are conducted based on the voltage-mode operation principle of /spl nu/MOS circuitry, thus enabling fast operation under relatively low power operation. The circuit operation has been demonstrated by HSPICE simulation and test circuits fabricated by a double-poly CMOS process with 3-/spl mu/m layout rules.

[1]  Tadashi Shibata,et al.  Neuron MOS winner-take-all circuit and its application to associative memory , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  G. Cauwenberghs,et al.  A Charge-Based CMOS Parallel Analog Vector Quantizer , 1994, NIPS 1994.

[3]  Asad A. Abidi,et al.  An 8 b CMOS vector A/D converter , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .