High-Performance Data Compression-Based Design for Dynamic IoT Security Systems

IoT technology is evolving at a quick pace and is becoming an important part of everyday life. Consequently, IoT systems hold large amounts of data related to the user of the system that is vulnerable to security breaches. Thus, data collected by IoT systems need to be secured efficiently without affecting the IoT systems’ performance and without compromising security as well. In this paper, a high-performance dynamic security system is introduced. The system makes use of the ZedBoard’s dynamic partial reconfiguration capability to shift between three distinct cipher algorithms: AEGIS, ASCON, and DEOXYS-II. The switching between the three algorithms is performed using two different techniques: the algorithm hopping technique or the power adaptive technique. The choice of which technique to be used is dependent on whether the system needs to be focused on performance or power saving. The ciphers used are the CAESAR competition finalists that achieved the greatest results in each of the three competition categories, where each cipher algorithm has its own set of significant characteristics. The proposed design seeks to reduce the FPGA reconfiguration time by the application of LZ4 (Lempel-Ziv4) compression and decompression techniques on the ciphers’ bitstream files. The reconfiguration time decreased by a minimum of 38% in comparison to the state-of-the-art design, while the resource utilization increased by approximately 2%.

[1]  Manu Bansal,et al.  A review on lightweight cryptography algorithms for data security and authentication in IoTs , 2017, 2017 4th International Conference on Signal Processing, Computing and Control (ISPCC).

[2]  Debdeep Mukhopadhyay,et al.  A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications , 2015, IEEE Transactions on Multi-Scale Computing Systems.

[3]  Earl E. Swartzlander,et al.  Data Compression Device Based on Modified LZ4 Algorithm , 2018, IEEE Transactions on Consumer Electronics.

[4]  S. Winberg,et al.  Python-based FPGA implementation of AES using Migen for Internet of Things Security , 2019, 2019 IEEE 10th International Conference on Mechanical and Intelligent Manufacturing Technologies (ICMIMT).

[5]  Debarshi Datta,et al.  Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number , 2017, 2017 Devices for Integrated Circuit (DevIC).

[6]  Hassan Mostafa,et al.  A Cost-Effective Dynamic Partial Reconfiguration Implementation Flow for Xilinx FPGA , 2017, 2017 New Generation of CAS (NGCAS).

[7]  Kizheppatt Vipin,et al.  FPGA Dynamic and Partial Reconfiguration , 2018, ACM Comput. Surv..

[8]  Mohamed A. Abd El Ghany,et al.  Efficient Hardware Implementation for IoT Security System , 2020, 2020 2nd Novel Intelligent and Leading Emerging Sciences Conference (NILES).

[9]  Vaithiyanathan,et al.  A survey on lightweight ciphers for IoT devices , 2017, 2017 International Conference on Technological Advancements in Power and Energy ( TAP Energy).

[10]  Hassan Mostafa,et al.  FPGA implementation of dynamically reconfigurable IoT security module using algorithm hopping , 2019, Integr..

[11]  Nicolas Sklavos,et al.  Implementation Efficiency and Alternations, on CAESAR Finalists: AEGIS Approach , 2018, 2018 IEEE 16th Intl Conf on Dependable, Autonomic and Secure Computing, 16th Intl Conf on Pervasive Intelligence and Computing, 4th Intl Conf on Big Data Intelligence and Computing and Cyber Science and Technology Congress(DASC/PiCom/DataCom/CyberSciTech).

[12]  Sven Ubik,et al.  LZ4 compression algorithm on FPGA , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

[13]  Michael J. Wirthlin,et al.  Bitstream compression through frame removal and partial reconfiguration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[14]  Kumar K. A. Arun A secure frequency hopping synthesizer for reconfigurable wireless radios , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[15]  Kris Gaj,et al.  GMU Hardware API for Authenticated Ciphers , 2015, IACR Cryptol. ePrint Arch..