A Scalable, Digital BIST Circuit for Measurement and Compensation of Static Phase Offset

An on-chip circuit to measure static phase offset between a reference signal and the feedback signal of a PLL (phase-locked loop) is designed using only digital elements. It is demonstrated in a 65 nm, 1.0 V CMOS technology. It has a measured resolution of 2ps and a range of more than +/- 100ps of phase offset and, and consumes 3mW of power at 1 GHz. It uses an on-chip calibration referred to the reference clock frequency. The measured results are reported through digital scan chains.

[1]  Woogeun Rhee,et al.  All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Gu-Yeon Wei,et al.  Phase Mismatch Detection and Compensation for PLL/DLL Based Multi-Phase Clock Generator , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  T. Nguyen,et al.  Digital-phase aligner macro for clock tree compensation with 70 ps jitter , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.