Area-efficient charge pump with local boost technique for embedded flash memory

An area-efficient charge pump (AE-CP) used for embedded flash memory is proposed with the combination of an area-efficient voltage doubler (AE-VD). An optimized strategy for AE-CP with local boost technique is discussed to maximize output capability by using low-voltage MOS capacitors together. The proposed circuits are simulated in a 130nm CMOS process. Simulation results show the proposed AE-VD decreases the power consumption by 11.4%. And the proposed AE-CP with proposed voltage doubler achieves 29% improvement of the maximum output capability as compared to the conventional CP. A 253 × 8KB embedded flash memory IP has been fabricated in HHGrace 130nm 4 poly 4 metal CMOS process. The die size of the proposed IP is 0.65mm2 and the area size of charge pump has been reduced to 0.0317mm2 with an optimized α=0.6 and the area ratio decreases by 10%.

[1]  Peng Feng,et al.  An improved charge pump circuit for non-volatile memories in RFID tags , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[2]  A. Nuykin,et al.  A low cost EEPROM design for passive RFID tags , 2012, 2012 Fourth International Conference on Communications and Electronics (ICCE).

[3]  Roy P. Paily,et al.  On chip high voltage single clock swing enhanced charge pump circuit in 0.18 µm technology , 2012, 2012 1st International Conference on Power and Energy in NERIST (ICPEN).

[4]  Song Jia,et al.  Clock swing enhanced charge pump , 2011, 2011 IEEE International Conference of Electron Devices and Solid-State Circuits.

[5]  Chulwoo Kim,et al.  A 0.15 V Input Energy Harvesting Charge Pump With Dynamic Body Biasing and Adaptive Dead-Time for Efficiency Improvement , 2014, IEEE Journal of Solid-State Circuits.

[6]  Hideto Hidaka,et al.  40-nm Embedded Split-Gate MONOS (SG-MONOS) Flash Macros for Automotive With 160-MHz Random Access for Code and Endurance Over 10 M Cycles for Data at the Junction Temperature of 170 $^{\circ}$C , 2014, IEEE Journal of Solid-State Circuits.

[7]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[8]  Jian Hu,et al.  A Novel Sourceline Voltage Compensation Circuit and a Wordline Voltage-Generating System for Embedded nor Flash Memory , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[10]  Hei Wong,et al.  An overview of charge pumping circuits for flash memory applications , 2011, 2011 9th IEEE International Conference on ASIC.