On-Chip Delay Measurement Based Response Analysis for Timing Characterization

We present techniques for response analysis for timing characterization, i.e., delay test and debug of Integrated Circuits (ICs), using on-chip delay measurement of critical paths of the IC. Delay fault are a major source of failure in modern ICs designed in Deep Sub-micron technologies, making it imperative to perform delay fault testing on such ICs. Delay fault testing schemes should enable detection of gross as well as small delay faults in such ICs to be efficient. Additionally there is a need for performing efficient and systematic silicon debug for timing related failures. The timing characterization techniques presented in this paper overcome the observability limitations of existing timing characterization schemes in achieving the aforementioned goals, thus enabling quick and efficient timing characterization of DSM ICs. Additionally the schemes have low hardware overhead and are robust in face of process variations.

[1]  Keith Baker,et al.  Defect-based delay testing of resistive vias-contacts a critical evaluation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  Michael D. Ciletti,et al.  A variable observation time method for testing delay faults , 1991, DAC '90.

[3]  Timo Rahkonen,et al.  Pulsewidth measurements using an integrated pulse shrinking delay line , 1990, IEEE International Symposium on Circuits and Systems.

[4]  William Lindsay,et al.  FRITS - a microprocessor functional BIST method , 2002, Proceedings. International Test Conference.

[5]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[6]  Chauchin Su,et al.  All digital built-in delay and crosstalk measurement for on-chip buses , 2000, DATE '00.

[7]  Gordon W. Roberts,et al.  A deep sub-micron timing measurement circuit using a single-stage Vernier delay line , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[8]  Timo Rahkonen,et al.  CMOS ASIC devices for the measurement of short time intervals , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[9]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[10]  Kuo-Hsing Cheng,et al.  BIST for clock jitter measurements , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  Magdy S. Abadir,et al.  Oscillation Ring Delay Test for High Performance Microprocessors , 2000, J. Electron. Test..

[12]  Michele Favalli,et al.  Novel design for testability schemes for CMOS ICs , 1990 .

[13]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[14]  Edward J. McCluskey,et al.  Detecting delay flaws by very-low-voltage testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  J. Kostamovaara,et al.  A low-power CMOS time-to-digital converter , 1995 .

[16]  K. Raahemifar,et al.  Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families , 2000 .

[17]  J. Van der Spiegel,et al.  A time-to-voltage converter and analog memory for colliding beam detectors , 1989 .

[18]  M. Bazes.  A novel precision MOS synchronous delay line , 1985, IEEE Journal of Solid-State Circuits.

[19]  Gordon W. Roberts,et al.  Strategies for on-chip sub-nanosecond signal capture and timing measurements , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[20]  Mark Steven Gorbics,et al.  A high resolution multihit time to digital converter integrated circuit , 1996 .

[21]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[22]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[23]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[24]  Timo Rahkonen,et al.  A 3 V fully integrated digital FM demodulator based on a CMOS pulse-shrinking delay line , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[25]  Jacob Savir.  Skewed-Load Transition Test: Part I, Calculus , 1992, Proceedings International Test Conference 1992.

[26]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[27]  Mel Bazes,et al.  A novel CMOS digital clock and data decoder , 1992 .

[28]  Peter C. Maxwell,et al.  Comparing functional and structural tests , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[29]  Antony Sebastine,et al.  Tri-scan: a novel DFT technique for CMOS path delay fault testing , 2004 .

[30]  Ali Keshavarzi,et al.  Parametric failures in CMOS ICs - a defect-based analysis , 2002, Proceedings. International Test Conference.

[31]  Jorgen Christiansen.  An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems , 1995 .

[32]  Kenneth M. Butler,et al.  Facilitating rapid first silicon debug , 2002, Proceedings. International Test Conference.

[33]  Timothy J. Wood.  The test and debug features of the AMD-K7/sup TM/ microprocessor , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[34]  F. Zappa,et al.  Monolithic time-to-digital converter with 20ps resolution , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[35]  Jingshown Wu,et al.  A low power high accuracy CMOS time-to-digital converter , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[36]  Anjali Kinra.  Towards reducing "functional only" fails for the UltraSPARC/sup TM/ microprocessors , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[37]  Edward J. McCluskey,et al.  DELAY TESTING OF DIGITAL CIRCUITS BY OUTPUT WAVEFORM ANALYSIS , 1991, 1991, Proceedings. International Test Conference.

[38]  T. K. Ohska,et al.  1.2 GHz GaAs shift register IC for dead-time-less TDC application , 1989 .

[39]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[40]  Jing-Reng Huang,et al.  A built-in timing parametric measurement unit , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[41]  S. Tam,et al.  Clock generation and distribution for the 130-nm Itanium/sup /spl reg// 2 processor with 6-MB on-die L3 cache , 2004, IEEE Journal of Solid-State Circuits.

[42]  Shen-Iuan Liu,et al.  Highly accurate cyclic CMOS time-to-digital converter with extremely low power consumption , 1997 .

[43]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[44]  Wayne M. Needham,et al.  DFT strategy for Intel microprocessors , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[45]  Jaume Segura,et al.  Low V/sub DD/ vs. delay: is it really a good correlation metric for nanometer ICs? , 2006, 24th IEEE VLSI Test Symposium.

[46]  Wentai Liu,et al.  A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution , 1994 .

[47]  Jacob A. Abraham,et al.  Delay fault testing and silicon debug using scan chains , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[48]  Jacob A. Abraham,et al.  On-chip delay measurement for silicon debug , 2004, GLSVLSI '04.

[49]  Sani R. Nassif.  Modeling and forecasting of manufacturing variations , 2000, 2000 5th International Workshop on Statistical Metrology (Cat.No.00TH8489.

[50]  Srinivas Patil,et al.  Skewed-Load Transition Test: Part II, Coverage , 1992, Proceedings International Test Conference 1992.

[51]  Poki Chen,et al.  A CMOS pulse-shrinking delay element for time interval measurement , 2000 .

[52]  Ali Keshavarzi,et al.  View from the bottom: nanometer technology AC parametric failures - why, where, and how to detect , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[53]  Ananta K. Majhi,et al.  Automated AC (timing) characterization for digital circuit testing , 1998, Proceedings Eleventh International Conference on VLSI Design.

[54]  Kaushik Roy,et al.  A Novel Delay Fault Testing Methodology Using On-chip Low-overhead Delay Measurement Hardware at Strategic Probe Points , 2005 .

[55]  Peter Janssen,et al.  Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[56]  Kevin J. Nowka,et al.  A scheme for on-chip timing characterization , 2006, 24th IEEE VLSI Test Symposium.

[57]  Sanjay Pant,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, IEEE Journal of Solid-State Circuits.

[58]  Gordon W. Roberts,et al.  A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[59]  Sudhakar M. Reddy,et al.  On the computation of the ranges of detected delay fault sizes , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[60]  A. Marchioro,et al.  An integrated 16-channel CMOS time to digital converter , 1994 .

[61]  G. Ono,et al.  A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[62]  Sandeep Kumar Goel,et al.  Design for debug: catching design errors in digital chips , 2002, IEEE Design & Test of Computers.

[63]  B. Dervisolu,et al.  Design for testability: it is time to deliver it for Time-to-Market , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[64]  Srinivas Patil,et al.  On broad-side delay test , 1994, Proceedings of IEEE VLSI Test Symposium.

[65]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[66]  J. F. Genat.  High resolution time-to-digital converters , 1992 .