论文信息 - A low-cost FPGA implementation of the Advanced Encryption Standard algorithm

A low-cost FPGA implementation of the Advanced Encryption Standard algorithm

This work presents an architecture for a hardware implementation of the Rijndael block cipher with 128-bit key. Rijndael block cipher was recently adopted by the United States government as the new Advanced Encryption Standard (AES). The proposed architecture was designed for low-cost, mid-density FPGA.

A.C. Zigiotto | R. d'Amore

[1] José D. P. Rolim,et al. A Comparative Study of Performance of AES Final Candidates Using FPGAs , 2000, CHES.

[2] John Wawrzynek,et al. A Comparison of the AES Candidates Amenability to FPGA Implementation , 2000, AES Candidate Conference.

[3] Christof Paar,et al. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4] P. Mroczkowski. Implementation of the block cipher Rijndael using Altera FPGA , 2001 .

[5] Kris Gaj,et al. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.

[6] Viktor Fischer. Realization of the Round 2 AES Candidates using Altera FPGA , 2000 .

[7] Alfred Menezes,et al. Handbook of Applied Cryptography , 2018 .

[8] Christof Paar,et al. An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.