FIR Filter Synthesis Based on Interleaved Processing of Coefficient Generation and Multiplier-Block Synthesis

An efficient filter synthesis algorithm is proposed to minimize the number of adders required in the design of finite-impulse response filters. Given a specification, a filter can be synthesized by conducting two main steps: coefficient generation and multiplier-block synthesis. While most of previous works have focused on only one of the steps, the proposed algorithm integrates the two steps in an interleaved manner so as to take into account the effect of multiplier-block synthesis in generating coefficients. In addition, the concept of sensitivity is developed to reduce the complexity of computing the variable ranges of coefficients. Experimental results show that the proposed algorithm outperforms previous algorithms in terms of adder cost and takes a relatively short computation time.

[1]  H. Samueli,et al.  An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[2]  Lars Wanhammar,et al.  An MILP Approach for the Design of Linear-Phase FIR Filters with Minimum Number of Signed-Power-of-Two Terms , 2001 .

[3]  Arda Yurdakul,et al.  An Algorithm for the Design of Low-Power Hardware-Efficient FIR Filters , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  In-Cheol Park,et al.  FIR Filter Synthesis Considering Multiple Adder Graphs for a Coefficient , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Patrick Schaumont,et al.  A new algorithm for elimination of common subexpressions , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Yoshiaki Tadokoro,et al.  A simple design of FIR filters with powers-of-two coefficients , 1988 .

[7]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[8]  Chih-Wei Liu,et al.  Complexity-Aware Quantization and Lightweight VLSI Implementation of FIR Filters , 2011, EURASIP J. Adv. Signal Process..

[9]  Yong Ching Lim,et al.  Design of Linear Phase FIR Filters in Subexpression Space Using Mixed Integer Linear Programming , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  A. Prasad Vinod,et al.  On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Tapio Saramäki,et al.  A systematic algorithm for the design of multiplierless FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[12]  Y. Lim,et al.  FIR filter design over a discrete powers-of-two coefficient space , 1983 .

[13]  Y. Lim,et al.  Discrete coefficient FIR digital filter design based upon an LMS criteria , 1983 .

[14]  Dong Shi,et al.  Design of Linear Phase FIR Filters With High Probability of Achieving Minimum Number of Adders , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[16]  Yong Ching Lim,et al.  A polynomial-time algorithm for designing digital filters with power-of-two coefficients , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[17]  Bede Liu,et al.  Decomposition of binary integers into signed power-of-two terms , 1991 .

[18]  Chao-Liang Chen,et al.  A trellis search algorithm for the design of FIR filters with signed-powers-of-two coefficients , 1999 .

[19]  David Bull,et al.  Primitive operator digital filters , 1991 .

[20]  Alan N. Willson,et al.  An improved polynomial-time algorithm for designing digital filters with power-of-two coefficients , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[21]  Y. Lim.  Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude , 1990 .

[22]  Mark B. Yeary,et al.  Reduced-hardware digital filter design via joint quantization and multiple constant multiplication optimization , 2011, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[23]  François Gagnon,et al.  Low complexity low power non-recursive digital filters with unconstrained topology , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[24]  Chiang-Ju Chien,et al.  A Partial MILP Algorithm for the Design of Linear Phase FIR Filters with SPT Coefficients , 2002, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[25]  In-Cheol Park,et al.  Digital filter synthesis based on an algorithm to generate all minimal signed digit representations , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Qiang Zhang,et al.  A Novel Hybrid Monotonic Local Search Algorithm for FIR Filter Coefficients Optimization , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Yong Ching Lim,et al.  Signed power-of-two term allocation scheme for the design of digital filters , 1999 .