A BLF Generation Scheme with Clock Variance-Tolerance for Baseband Processor of EPC Gen2 UHF RFID Tag
暂无分享,去创建一个
Yong Wang | Xiaolong Yang | Mu Zhou | Wei Nie | Liangbo Xie
[1] Yi Wang,et al. The Optimization for Hyperbolic Positioning of UHF Passive RFID Tags , 2017, IEEE Transactions on Automation Science and Engineering.
[2] Vijay Pillai,et al. An Ultra-Low-Power Long Range Battery/Passive RFID Tag for UHF and Microwave Bands With a Current Consumption of 700 nA at 1.5 V , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Siamak Mohammadi,et al. A dual mode EPC Gen 2 UHF RFID transponder in 0.18μm CMOS , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.
[4] Lei Li,et al. Design of a passive UHF RFID transponder featuring a variation-tolerant baseband processor , 2010, 2010 IEEE International Conference on RFID (IEEE RFID 2010).
[5] Oliver Chiu-sing Choy,et al. A Low-Power Continuously-Calibrated Clock Recovery Circuit for UHF RFID EPC Class-1 Generation-2 Transponders , 2010, IEEE Journal of Solid-State Circuits.
[6] Gang Zhang,et al. A low-power dual-clock strategy for digital circuits of EPC Gen2 RFID tag , 2009, 2009 IEEE International Conference on RFID.
[7] Daniel M. Dobkin,et al. The RF in RFID: Passive UHF RFID in Practice , 2007 .
[8] Amine Bermak,et al. A System-on-Chip EPC Gen-2 Passive UHF RFID Tag With Embedded Temperature Sensor , 2010, IEEE J. Solid State Circuits.
[9] C. M. Roberts,et al. Radio frequency identification (RFID) , 2006, Comput. Secur..