论文信息 - Dynamic asynchronous logic for high-speed CMOS systems

Dynamic asynchronous logic for high-speed CMOS systems

As transistor switching speed improves, synchronizing a global clock increasingly degrades system performance. Therefore, self-timed asynchronous logic becomes potentially faster than synchronous logic. To do so, however, it must exploit the techniques used in fast synchronous designs, including redundant logic, inverting logic, transistor size optimization, dynamic logic, and phase alignment. Most techniques can be applied equally well to asynchronous logic-indeed phase alignment is easier-but combining dynamic and asynchronous logic is more difficult. Minimum refresh intervals together with race- and hazard-free operation must be guaranteed. An initial chip implementation that combines dynamic and asynchronous logic running at 500 MHz in 2- mu m CMOS is described. With the addition of transistor size optimization, simulations show the same circuit running in the same technology at 800 MHz. >

A. J. McAuley

[1] N. F. Goncalves,et al. NORA: a racefree dynamic CMOS technique for pipelined logic structures , 1983 .

[2] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[3] R. M. Goodman,et al. Exploiting the inherent fault tolerance of asynchronous arrays , 1990 .

[4] Ivan E. Sutherland,et al. Micropipelines , 1989, Commun. ACM.

[5] W. S. Marcus,et al. A CMOS Batcher and Banyan chip set for B-ISDN packet switching , 1990 .

[6] Anthony J. McAuley. Four State Asynchronous Architectures , 1992, IEEE Trans. Computers.

[7] C. Svensson,et al. Pushing the limits of standard CMOS , 1991, IEEE Spectrum.

[8] Hung-Hsiang Jonathan Chao,et al. Behavior analysis of CMOS D flip-flops , 1989 .

[9] R.M. Goodman,et al. An efficient asynchronous multiplier , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[10] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .

[11] Christer Svensson,et al. A unified single-phase clocking scheme for VLSI systems , 1990 .

[12] A. J. McAuley. Dynamic asynchronous logic for high speed cMOS systems , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.