Asynchronous multiple scan chains

The long test application times needed for scan designs increase the costs of testing. In this paper we introduce the concept of asynchronous multiple scan chains in which groups of scan chains operate independently. This is achieved by using more than one made signal to control the scan flip-flops. Asynchronous multiple chains can provide large reductions in the test application time. We present an efficient test application scheme to exploit the asynchronous operation of the chains. Based on this scheme, we outline techniques to configure the chains so as to minimize the test time. Implementation results show significant savings in test application time and highlight interesting design tradeoffs between the control complexity, I/O pin count and test time.

[1]  Dhiraj K. Pradhan,et al.  A design for testability scheme to reduce test application time in full scan , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[2]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[3]  Akihiro Yamamoto,et al.  Parity-Scan Design to Reduce the Cost of Test Application , 1992, Proceedings International Test Conference 1992.

[4]  Jhing-Fa Wang,et al.  Overall consideration of scan design and test generation , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[5]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[6]  Grady Giles,et al.  Testability considerations in the design of the MC68340 Integrated Processor Unit , 1990, Proceedings. International Test Conference 1990.

[7]  S. B. Akers,et al.  On the Role of Independent Fault Sets in the Generation of Minimal Test Sets , 1987 .

[8]  Melvin A. Breuer,et al.  Optimal Configuring of Multiple Scan Chains , 1993, IEEE Trans. Computers.

[9]  John Paul Shen,et al.  Automated Design for Testability of Semicustom Integrated Circuits , 1985, ITC.

[10]  Frans P. M. Beenker,et al.  Implementing macro test in silicon compiler design , 1990, IEEE Design & Test of Computers.

[11]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.