Steady state and transient thermal analysis of hot spots in 3D stacked ICs using dedicated test chips

3D stacking of dies is a promising technique to allow miniaturization and performance enhancement of electronic systems. The complexity of the interconnection structures, combined with the reduced thermal spreading in the thinned dies and the poorly thermally conductive adhesives complicate the thermal behavior of a stacked die structure. The same dissipation will lead to higher temperatures and a more pronounced temperature peak in a stacked die package compared to a single die package. Therefore, the thermal behavior in a 3D-IC needs to be studied thoroughly. In this paper, a steady state and transient analysis is presented for hot spots in 3D stacked structures. For this analysis, dedicated test chips with integrated heaters and temperature sensors are used to assess the temperature profile in the different tiers of the stack and to investigate the impact of TSVs on the temperature profile. This experimental set-up is used to evaluated and improve the thermal models for the 3D stacks.

[1]  Bart Vandevelde,et al.  Compact thermal modeling of hot spots in advanced 3D-stacked structures , 2009, EPTC 2009.

[2]  Bart Vandevelde,et al.  Fine grain thermal modeling and experimental validation of 3D-ICs , 2011, Microelectron. J..

[3]  M. Rencz,et al.  Structure function evaluation of stacked dies , 2004, Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545).

[4]  A. Glezer,et al.  A novel conduction-convection based cooling solution for 3D stacked electronics , 2010, 2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM).

[5]  Sachin S. Sapatnekar,et al.  Addressing thermal and power delivery bottlenecks in 3D circuits , 2009, 2009 Asia and South Pacific Design Automation Conference.

[6]  L. Zhang,et al.  Thermal characterization of stacked-die packages , 2004, Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545).

[7]  Keiji Matsumoto,et al.  Thermal resistance measurements of interconnections and modeling of thermal conduction path, for the investigation of the thermal resistance of a three-dimensional (3D) chip stack , 2009, 2009 IEEE 13th International Symposium on Consumer Electronics.

[8]  Paresh Limaye,et al.  Design issues and considerations for low-cost 3D TSV IC technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Thomas Brunschwiler,et al.  Thermal Management of Vertically Integrated Packages , 2008 .

[10]  Jason Cong,et al.  A thermal-driven floorplanning algorithm for 3D ICs , 2004, ICCAD 2004.

[11]  E. Beyne,et al.  The rise of the 3rd dimension for system intergration , 2006, 2006 International Interconnect Technology Conference.

[12]  J. Meindl,et al.  Integrated Microfluidic Cooling and Interconnects for 2D and 3D Chips , 2010, IEEE Transactions on Advanced Packaging.

[13]  Sungjun Im,et al.  Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures , 2005 .

[14]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[15]  E. Beyne,et al.  Compact thermal modeling of hot spots in advanced 3D-stacked ICs , 2009, 2009 11th Electronics Packaging Technology Conference.

[16]  E. Beyne,et al.  3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias , 2006, 2006 International Electron Devices Meeting.

[17]  E. Beyne,et al.  Thermal analysis of hot spots in advanced 3D-stacked structures , 2009, 2009 15th International Workshop on Thermal Investigations of ICs and Systems.

[18]  E. Beyne,et al.  Thermal test vehicle for the validation of thermal modelling of hot spot dissipation in 3D stacked ICs , 2010, 3rd Electronics System Integration Technology Conference ESTC.