Power efficient low latency architecture for decoder: Breaking the ACS bottleneck
暂无分享,去创建一个
[1] Abdolreza Nabavi,et al. An adaptive digital processor for power efficiency enhancement in hybrid supply modulators , 2016, Int. J. Circuit Theory Appl..
[2] S. Radha,et al. Transmission Distance in MAC protocol for Wireless Sensor Networks , 2018, 2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT).
[3] H. Alipour-Banaei,et al. Design and simulation of all optical decoder based on nonlinear PhCRRs , 2018 .
[4] Ramón F. Brena,et al. Long-term Activities Segmentation using Viterbi Algorithm with a k-minimum-consecutive-states Constraint , 2014, ANT/SEIT.
[5] K. Cholan. Design and implementation of low power high speed viterbi decoder , 2012 .
[6] Shu Liu,et al. On the List Decodability of Self-orthogonal Rank Metric Codes , 2018, Finite Fields Their Appl..
[7] Gaël Varoquaux,et al. Decoding fMRI activity in the time domain improves classification performance , 2017, NeuroImage.
[8] Aditya K. Jagannatham,et al. Optimal Viterbi Based Total Variation Sequence Detection (TVSD) For Robust Image/Video Decoding In Wireless Sensor Networks , 2014, IEEE Signal Processing Letters.
[9] Mehdi Habibi. Application of dynamic counter circuits in programmable digital pixel sensor architectures , 2014, Int. J. Circuit Theory Appl..
[10] J. Chinna Babu,et al. VLSI Implementation of decoding algorithms using EG-LDPC Codes , 2017 .
[11] S. Radha,et al. Floor Planning of 16 bit Counter Design for Health Care Applications Using 180nm Technology in Cadence Tool , 2018, 2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA).
[12] Shexiang Ma,et al. Viterbi Detection Method of /4-QPSK Signal in VDE , 2017 .
[13] Ajith Pasqual,et al. 4K Real-Time HEVC Decoder on an FPGA , 2016, IEEE Transactions on Circuits and Systems for Video Technology.
[14] Eran Pisek,et al. Trellis-Based QC-LDPC Convolutional Codes Enabling Low Power Decoders , 2015, IEEE Transactions on Communications.
[15] Steven J. Luck,et al. Decoding motion direction using the topography of sustained ERPs and alpha oscillations , 2019, NeuroImage.
[16] S. Radha,et al. Linearization of low noise amplifier for wireless sensor networks , 2017, 2017 International Conference on Inventive Systems and Control (ICISC).
[17] Shinji Nishimoto,et al. Decoding naturalistic experiences from human brain activity via distributed representations of words , 2017, NeuroImage.
[18] Shmuel Tomi Klein,et al. Accelerated Partial Decoding in Wavelet Trees , 2016, Stringology.
[19] Kelvin Yi-Tse Lai. A high-speed low-power pipelined Viterbi Decoder: breaking the ACS-bottleneck , 2010, The 2010 International Conference on Green Circuits and Systems.
[20] Guoyu Wang,et al. Transformed HCT for parallel Huffman decoding , 2015, Int. J. Circuit Theory Appl..
[21] D. Vaithiyanathan,et al. Design of high speed low power viterbi decoder for TCM system , 2013, 2013 International Conference on Information Communication and Embedded Systems (ICICES).
[22] Onur Ozan Koyluoglu,et al. The impact of encoding-decoding schemes and weight normalization in spiking neural networks , 2018, Neural Networks.
[23] Satoshi Goto,et al. An 8K H.265/HEVC Video Decoder Chip With a New System Pipeline Design , 2017, IEEE Journal of Solid-State Circuits.
[24] Kari Halonen,et al. A write‐improved low‐power 12T SRAM cell for wearable wireless sensor nodes , 2018, Int. J. Circuit Theory Appl..
[25] Igor Djurovic,et al. Viterbi algorithm for chirp-rate and instantaneous frequency estimation , 2011, Signal Process..
[26] Renjie Hu,et al. Multi-scale deep encoder-decoder network for salient object detection , 2018, Neurocomputing.
[27] François Duhem,et al. Energy efficient mapping on manycore with dynamic and partial reconfiguration: Application to a smart camera , 2018, Int. J. Circuit Theory Appl..
[28] Seok-Bum Ko,et al. Dynamic partial reconfigurable Viterbi decoder for wireless standards , 2013, Comput. Electr. Eng..
[29] Sushanta Gogoi,et al. Design and Implementation of Efficient Streaming Deblocking and SAO Filter for HEVC Decoder , 2018, IEEE Transactions on Consumer Electronics.
[30] Woong Choi,et al. A Refresh-Less eDRAM Macro With Embedded Voltage Reference and Selective Read for an Area and Power Efficient Viterbi Decoder , 2015, IEEE Journal of Solid-State Circuits.
[31] D. Vaithiyanathan,et al. High performance ACS for Viterbi decoder using pipeline T-Algorithm , 2015 .
[32] Rongke Liu,et al. High Throughput Pipeline Decoder for LDPC Convolutional Codes on GPU , 2015, IEEE Communications Letters.
[33] George Jie Yuan,et al. An Interpolation-Based Calibration Architecture for Pipeline ADC With Nonlinear Error , 2012, IEEE Transactions on Instrumentation and Measurement.
[34] Gabriel Falcao,et al. Flexible design of wide-pipeline-based WiMAX QC-LDPC decoder architectures on FPGAs using high-level synthesis , 2014 .
[35] João Canas Ferreira,et al. A small fully digital open-loop clock and data recovery circuit for wired BANs , 2016, Int. J. Circuit Theory Appl..
[36] Ling Shao,et al. Single image super-resolution using multi-scale deep encoder-decoder with phase congruency edge map guidance , 2019, Inf. Sci..
[37] Xin-Yu Shih,et al. Flexible design and implementation of QC-Based LDPC decoder architecture for on-line user-defined matrix downloading and efficient decoding , 2019, Integr..
[38] Stefania Perri,et al. Design of efficient QCA multiplexers , 2016, Int. J. Circuit Theory Appl..
[39] Giovanni De Micheli,et al. Computer-aided design and optimization of control units for VLSI processors , 1988 .
[40] Zhang Shuyi,et al. Probability stopping criterion for analog decoding of LDPC codes , 2017 .
[41] Aleksei Aksimentiev,et al. DNA base-calling from a nanopore using a Viterbi algorithm. , 2012, Biophysical journal.
[42] Marcella Carissimi,et al. Row decoder for embedded Phase Change Memory using low voltage transistors , 2018, Microelectron. J..