Formal verification of hardware correctness: introduction and survey of current research

Formal verification techniques are analyzed, focusing on two key points: suitable representation systems and mechanizable proofs. Different approaches to hardware verification are first examined, and formal verification and automated synthesis are compared to show how they cooperate in producing zero-defect designs. The different techniques are evaluated. Cross fertilization with software verification techniques is discussed.<<ETX>>

[1]  Gregor von Bochmann.  Hardware Specification with Temporal Logic: An Example , 1982, IEEE Transactions on Computers.

[2]  Alice C. Parker,et al.  An Abstract Model of Behavior for Hardware Descriptions , 1983, IEEE Transactions on Computers.

[3]  Vijay Pitchumani,et al.  Verification of Register Transfer Level Parallel Control Sequences , 1985, IEEE Transactions on Computers.

[4]  George J. Milne,et al.  Circal: A calculus for circuit description , 1983, Integr..

[5]  James E. Donahue,et al.  Complementary Definitions of Programming Language Semantics , 1976, Lecture Notes in Computer Science.

[6]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[7]  Edmund M. Clarke,et al.  Automatic Verification of Sequential Circuits Using Temporal Logic , 1986, IEEE Transactions on Computers.

[8]  Brian W. Johnson,et al.  Equivalence of the Arbiter, the Synchronizer, the Latch, and the Inertial Delay , 1983, IEEE Transactions on Computers.

[9]  Daniel Brand,et al.  Symbolic Simulation for Correct Machine Design , 1979, 16th Design Automation Conference.

[10]  Todd J. Wagner.  Verification of hardware designs thru symbolic manipulation , 1977, DAC 1977.

[11]  Wendell E. Cory.  Symbolic Simulation for Functional Verification with ADLIB and SDL , 1981, 18th Design Automation Conference.

[12]  M. Fujita.  Application of temporal logic to the assistance of hardware logic design , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[13]  Anthony S. Wojcik,et al.  A Formal Design Verification System Based on an Automated Reasoning System , 1984, 21st Design Automation Conference Proceedings.

[14]  John A. Darringer.  The Application of Program Verification to Hardware Verification , 1979, DAC 1979.

[15]  Norihisa Suzuki.  Concurrent Prolog as an Efficient VLSI Design Language , 1985, Computer.

[16]  Ben C. Moszkowski,et al.  A Temporal Logic for Multilevel Reasoning about Hardware , 1985, Computer.

[17]  Keith Hanna,et al.  Specification and Verification of Digital Systems using Higher-Order Logic , 1986 .

[18]  John A. Darringer.  The application of program verification techniques to hardware verification , 1979, DAC.

[19]  Harry G. Barrow,et al.  VERIFY: A Program for Proving Correctness of Digital Hardware Designs , 1984, Artif. Intell..

[20]  藤田 昌宏,et al.  Logic design assistance with temporal logic , 1985 .