A timing-driven block placer based on sequence pair model

In this paper, an effective timing-driven building block placer is proposed. Interconnection delay is modeled and included during the placing process in order to minimize the area and wirelength, as well as to satisfy the timing constraints in the algorithm. The simulated annealing technique for constrained optimization problem and the sequence pair model proposed by H. Murata et al. (1996) are applied. Not only the timing constraint but also the aspect ratio is taken into account in the search process. The experimental results demonstrate the algorithm can improve the timing delay and obtain good placement.

[1]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[2]  Wayne Wei-Ming Dai,et al.  General floorplanning with L-shaped, T-shaped and soft blocks based on bounded slicing grid structure , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[3]  Kamal Chaudhary,et al.  RITUAL: a performance driven placement algorithm , 1992 .

[4]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[5]  Malgorzata Marek-Sadowska,et al.  Timing driven placement , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Hidetoshi Onodera,et al.  A performance-driven macro-block placer for architectural evaluation of ASIC designs , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[7]  H. Esbensen,et al.  An MCM/IC timing-driven placement algorithm featuring explicit design space exploration , 1996, Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893).

[8]  Youn-Long Lin,et al.  An improved objective for cell placement , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[9]  Chung-Kuan Cheng,et al.  Prime: A Timing-Driven Placement Tool Using A Piecewise Linear Resistive Network Approach , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Xianlong Hong,et al.  TIGER: an efficient timing-driven global router for gate array and standard cell layout design , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Dongsheng Wang,et al.  Performance-driven interconnect global routing , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[12]  C. L. Liu,et al.  A new performance driven placement algorithm , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[13]  Yoji Kajitani,et al.  VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Ernest S. Kuh,et al.  A performance-driven IC/MCM placement algorithm featuring explicit design space exploration , 1997, TODE.

[15]  Xianlong Hong,et al.  Timing-driven floor-planning algorithm for building block layout , 1996, Other Conferences.