An Approach for Detecting Multiple Faulty FPGA Logic Blocks

An approach is proposed to test FPGA logic blocks, including part of the configuration memories used to control them. The proposed AND tree and OR tree-based testing structure is simple and the conditions for constant testability can easily be satisfied. Test generation for only a single logic block is sufficient. We do not assume any particular fault model. Any number of faulty blocks in the chip can be detected. Members of the Xilinx XC3000, XC4000, and XC5200 families were studied. The proposed AND/OR approach was found to reduce the number of FPGA reprogrammings needed for testing by up to a factor of seven versus direct methods of multiple faulty block detection.

[1]  Charles E. Stroud,et al.  Using ILA testing for BIST in FPGAs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  Ping Chen,et al.  Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[3]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[4]  Fabrizio Lombardi,et al.  A XOR-tree based technique for constant testability of configurable FPGAs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[5]  Fabrizio Lombardi,et al.  Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[6]  Fabrizio Lombardi,et al.  Array-based testing of FPGAs: architecture and complexity , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[7]  Tong Liu,et al.  Diagnosis of interconnects and FPICs using a structured walking-1 approach , 1995, Proceedings 13th IEEE VLSI Test Symposium.