A Flexible Architecture for TURBO and LDPC Codes
暂无分享,去创建一个
Chen Chen | Changsheng Zhou | Xiaoyang Zeng | Yun Chen | Yuebin Huang | Yun Chen | Yuebin Huang | Xiaoyang Zeng | Cheng Chen | Changsheng Zhou
[1] S. Kunze,et al. A ”multi-user” approach towards a channel decoder for convolutional, turbo and LDPC codes , 2010, 2010 IEEE Workshop On Signal Processing Systems.
[2] Luca Fanucci,et al. A multi-standard flexible turbo/LDPC decoder via ASIC design , 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing.
[3] Andrew Thangaraj,et al. Common architecture for decoding turbo and LDPC codes , 2010, 2010 National Conference On Communications (NCC).
[4] Liesbet Van der Perre,et al. A unified instruction set programmable architecture for multi-standard advanced forward error correction , 2008, 2008 IEEE Workshop on Signal Processing Systems.
[5] Christian Schlegel,et al. Low-Density Parity-Check Codes , 2004 .
[6] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[7] F. Jelinek,et al. Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.