An improved method for i/sub DDT/ testing in the presence of leakage and process variation

We propose in this paper a testing method for CMOS circuits that is insensitive to process variations and leakage levels. This method is based on the transient supply current (i/sub DDT/) and on the observation that current levels for different circuits on a chip scale with different runs of the process. In this method, we introduce a very simple test circuit on-chip. Then, we apply a normalization procedure that allows us to use a single threshold for all chips in different processes without prior knowledge of the process to which the circuit under test belongs. Results from various circuits show that the method is capable of improving the detection capability of threshold-based i/sub DDT/ testing for faults that would otherwise go undetected due to leakage and process variation.

[1]  Bapiraju Vinnakota.  Monitoring power dissipation for fault detection , 1996, Proceedings of 14th VLSI Test Symposium.

[2]  Claude Thibeault.  An histogram based procedure for current testing of active defects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  M. Sachdev.  Current-Based Testing for Deep-Submicron VLSIs , 2001, IEEE Des. Test Comput..

[4]  Kaushik Roy,et al.  Leakage and process variation effects in current testing on future CMOS circuits , 2002, IEEE Design & Test of Computers.

[5]  Shyang-Tai Su,et al.  Transient power supply current monitoring—A new test method for CMOS VLSI circuits , 1995, J. Electron. Test..

[6]  James F. Plusquellic,et al.  Power supply transient signal analysis under real process and test hardware models , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[7]  Kaushik Roy,et al.  A novel wavelet transform-based transient current analysis for fault detection and localization , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Bapiraju Vinnakota.  Deep submicron defect detection with the energy consumption ratio , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[9]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Juan Carlos López,et al.  Influence of manufacturing variations in IDDQ measurements: a new test criterion , 2000, DATE '00.

[11]  Bapiraju Vinnakota,et al.  Process-tolerant test with energy consumption ratio , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Masaki Hashizume,et al.  High speed IDDQ test and its testability for process variation , 2000, Proceedings of the Ninth Asian Test Symposium.

[13]  S. S. Sabade,et al.  NCR: A Self-scaling, Self-calibrated Metric for IDDQ Outlier Identification , 2002 .

[14]  Anthony C. Miller.  I/sub DDQ/ testing in deep submicron integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[15]  Peter Janssen,et al.  Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[16]  D.M.H. Walker,et al.  NCR: a self-scaling, self-calibrated metric for I/sub DDQ/ outlier identification , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[17]  James F. Plusquellic,et al.  Defect detection using power supply transient signal analysis , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[18]  Bapiraju Vinnakota,et al.  An analysis of the delay defect detection capability of the ECR test method , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[19]  Ali Chehab,et al.  i/sub DDT/ test methodologies for very deep sub-micron CMOS circuits , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[20]  James F. Plusquellic,et al.  Detection of CMOS defects under variable processing conditions , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[21]  James F. Plusquellic,et al.  A process and technology-tolerant I/sub DDQ/ method for IC diagnosis , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.