Design and Analysis of CMOS Low-Phase-Noise Low-Jitter Subharmonically Injection-Locked VCO With FLL Self-Alignment Technique

Design and analysis of low-phase-noise low-jitter subharmonically injection-locked voltage-controlled oscillator (VCO) with frequency-locked loop (FLL) self-alignment technique is presented in this paper using 90-nm CMOS process. The issue of the narrow locking range for the subharmonically injection-locked VCO (SILVCO) can be resolved over the variations, especially for high subharmonic number and millimeter-wave band, since the control voltage is adaptively adjusted using the proposed innovative method to refer to the subharmonic input frequency. A theoretical model of the SILVCO with FLL self-alignment technique is addressed for the design consideration and phase noise evaluation. With a subharmonic number of 16, the operation frequency of the proposed K -band circuit is from 24 to 26.1 GHz. The measured minimum phase noise at 1-MHz offset and jitter integrated from 1 kHz to 40 MHz are -114.3 dBc/Hz and 56.6 fs, respectively. As the temperature is from 20 °C to 70 °C, the measured deviations of output power, phase noise, and jitter are within 2 dB, 3 dB, and 67 fs, respectively. This paper demonstrates excellent performance and good robustness, and it can be compared with the previously reported state-of-the-art clock generators in silicon-based technologies.

[1]  Hong-Yeh Chang,et al.  A W-Band Wide Locking Range and Low DC Power Injection-Locked Frequency Tripler Using Transformer Coupled Technique , 2013, IEEE Transactions on Microwave Theory and Techniques.

[2]  Zhihua Wang,et al.  A 1.5GHz all-digital frequency-locked loop with 1-bit ΔΣ frequency detection in 0.18μm CMOS , 2014, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test.

[3]  R. Evans,et al.  A 40 GHz Power Efficient Static CML Frequency Divider in 0.13-μm CMOS Technology for High Speed Millimeter-Wave Wireless Systems , 2008, 2008 4th IEEE International Conference on Circuits and Systems for Communications.

[4]  Liang-Hung Lu,et al.  A 10 GHz Phase-Locked Loop With a Compact Low-Pass Filter in 0.18 $\mu$ m CMOS , 2009, IEEE Microwave and Wireless Components Letters.

[7]  Yvon Savaria,et al.  Design of a High-Speed Differential Frequency-to-Voltage Converter and Its Application in a 5-GHz Frequency-Locked Loop , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Che-Fu Liang,et al.  An injection-locked ring PLL with self-aligned injection window , 2011, 2011 IEEE International Solid-State Circuits Conference.

[9]  B. Helal,et al.  A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop , 2008, IEEE Journal of Solid-State Circuits.

[10]  Chih-Chun Shen,et al.  Design and Analysis of a $Ka$-Band Monolithic High-Efficiency Frequency Quadrupler Using GaAs HBT–HEMT Common-Base/Common-Source Balanced Topology , 2013, IEEE Transactions on Microwave Theory and Techniques.

[11]  I-Ting Lee,et al.  A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Jri Lee,et al.  Study of Subharmonically Injection-Locked PLLs , 2009, IEEE Journal of Solid-State Circuits.

[13]  Jeng-Han Tsai,et al.  An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 µm CMOS process , 2011, Asia-Pacific Microwave Conference 2011.

[14]  Howard C. Luong,et al.  A 21–48 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Communications , 2014, IEEE Journal of Solid-State Circuits.

[15]  H. Grubinger,et al.  Continuous Tunable Phase Shifter Based on Injection Locked Local Oscillators at 30 GHz , 2006, 2006 IEEE MTT-S International Microwave Symposium Digest.

[16]  H. Zirath,et al.  Broadband $Gm$ -Boosted Differential HBT Doublers With Transformer Balun , 2011, IEEE Transactions on Microwave Theory and Techniques.

[17]  Kun-You Lin,et al.  A 24 GHz low power VCO with transformer feedback , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[18]  Calvin Plett,et al.  Integrated Circuit Design for High-Speed Frequency Synthesis , 2006 .

[19]  Shen-Iuan Liu,et al.  A 2.4GHz sub-harmonically injection-locked PLL with self-calibrated injection timing , 2012, 2012 IEEE International Solid-State Circuits Conference.

[20]  A. Fard,et al.  A study of phase noise in colpitts and LC-tank CMOS oscillators , 2005, IEEE Journal of Solid-State Circuits.

[21]  Kevin Chen,et al.  Design and Analysis of CMOS High-Speed High Dynamic-Range Track-and-Hold Amplifiers , 2015, IEEE Transactions on Microwave Theory and Techniques.

[22]  Hong-Yeh Chang,et al.  $K$ -Band CMOS Differential and Quadrature Voltage-Controlled Oscillators for Low Phase-Noise and Low-Power Applications , 2012, IEEE Transactions on Microwave Theory and Techniques.

[23]  Yu Wang,et al.  Simultaneous sub-harmonic injection-locked mm-wave frequency generators for multi-band communications in CMOS , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[24]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  Zuo-Min Tsai,et al.  MMICs in the millimeter-wave regime , 2009, IEEE Microwave Magazine.

[27]  Hong-Yeh Chang,et al.  A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology , 2014, IEEE Transactions on Microwave Theory and Techniques.

[28]  D. Leenaerts,et al.  A dual-band LO generation system using a 40GHz VCO with a phase noise of −106.8dBc/Hz at 1-MHz , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[29]  Kun-You Lin,et al.  A $K$ -Band CMOS Distributed Doubler With Current-Reuse Technique , 2009, IEEE Microwave and Wireless Components Letters.