ISSCC 93 / SESSION 3 / NON-VOLATILE, DYNAMIC, AND EXPERIMENTAL MEMORIES / PAPER WP 3.5

[1]  T. Mano,et al.  Circuit technologies for 16Mb DRAMs , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. Tokashiki,et al.  Trench isolation with Del (nabla)-shaped buried oxide for 256 mega-bit DRAMs , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  Saeki Takanori,et al.  A Boosted Dual Word-line Decoding Scheme for 256Mb DRAMs , 1992 .