Deterministic partitioning techniques for fault diagnosis in scan-based BIST
暂无分享,去创建一个
[1] Charles E. Stroud,et al. Improving the efficiency of error identification via signature analysis , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[2] Sheldon B. Akers,et al. Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[3] Jacob Savir,et al. Identification of failing tests with cycling registers , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[4] Alex Orailoglu,et al. Improved fault diagnosis in scan-based BIST via superposition , 2000, Proceedings 37th Design Automation Conference.
[5] Vinod K. Agarwal,et al. A diagnosis method using pseudo-random vectors without intermediate signatures , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[6] Janusz Rajski,et al. Diagnosis of Scan Cells in BIST Environment , 1999, IEEE Trans. Computers.
[7] Melvin A. Breuer,et al. Test embedding with discrete logarithms , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Bernard Courtois,et al. Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.