A Data-transition Look-ahead DFF Circuit For Statistical Reduction In Power Consumption

A new data-transition look-ahead DFF (DL-DFF) that reduces the power consumption of CMOS LSI's is proposed. The power consumption is reduced in accordance with the data-transition probability. The main feature of the DL-DFF is that the clock signal is deactivated when there are no data transitions. This reduces the power consumption when the data-transition probability is low. The power consumption of a DL-DFF is compared to that of a conventional one by measuring a test chip fabricated using a 0.25-/spl mu/m CMOS/SIMOX process. It is found that a DL-DFF consumes less power than a conventional one when the data-transition probability is under 60%. For example, when the data-transition probability is 25%, it consumes 29% less power. Moreover, some suitable applications of a DL-DFF are presented.

[1]  H. Suzuki,et al.  A 100 MHz, 0.4 W RISC processor with 200 MHz multiply adder, using pulse-register technique , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Nogawa,et al.  A Data-transition Look-ahead DFF Circuit For Statistical Reduction In Power Consumption , 1997 .

[3]  Massoud Pedram,et al.  Multi-level Network Optimization For Low Power , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[4]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[5]  T.H. Lee,et al.  A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  Anantha P. Chandrakasan,et al.  A low power chipset for portable multimedia applications , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[7]  M.A. Horowitz,et al.  A 50% noise reduction interface using low-weight coding , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[8]  Anantha P. Chandrakasan,et al.  Design of portable systems , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[9]  K. Nishimura,et al.  0.25 /spl mu/m CMOS/SIMOX gate array LSI , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  A. Despain,et al.  Low Power State Assignment Targeting Two- And Multi-level Logic Implementations , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[11]  K. Yamakoshi,et al.  A 40 Gb/s 8/spl times/8 ATM switch LSI using 0.25 /spl mu/m CMOS/SIMOX , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.