COSI: A Framework for the Design of Interconnection Networks

This article presents a software framework for communication infrastructure synthesis of distributed systems, which is critical for overall system performance in communication-based design. Particular emphasis is given to on-chip interconnect synthesis of multicore designs.

[1]  Igor L. Markov,et al.  Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Luca P. Carloni,et al.  Interconnect modeling for improved system-level design optimization , 2008, 2008 Asia and South Pacific Design Automation Conference.

[3]  A. Sangiovanni-Vincentelli,et al.  Synthesis of embedded networks for building automation and control , 2008, 2008 American Control Conference.

[4]  David I. August,et al.  The liberty structural specification language: a high-level modeling language for component reuse , 2004, PLDI '04.

[5]  Andreas Gerstlauer,et al.  Automatic Layer-Based Generation of System-On-Chip Bus Communication Models , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  A Methodology and an Open Software Infrastructure for Constraint-Driven Synthesis of On-Chip Communications , 2007 .

[7]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[8]  Jing Yuan-li.  Application-specific network on-chip architecture , 2007 .

[9]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[10]  References , 1971 .

[11]  Sandeep K. Shukla,et al.  MCF: A Metamodeling-Based Component Composition Framework—Composing SystemC IPs for Executable System Models , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Perry Alexander,et al.  SPARTACAS: automating component reuse and adaptation , 2004, IEEE Transactions on Software Engineering.

[13]  Radu Marculescu,et al.  Application-specific network-on-chip architecture customization via long-range link insertion , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[14]  Srinivasan Murali,et al.  SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[15]  Sandeep K. Shukla,et al.  BALBOA: a component-based design environment for system models , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Alberto L. Sangiovanni-Vincentelli,et al.  A communication synthesis infrastructure for heterogeneous networked control systems and its application to building automation and control , 2007, EMSOFT '07.

[17]  Alberto L. Sangiovanni-Vincentelli,et al.  System design: traditional concepts and new paradigms , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[18]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[19]  Alberto L. Sangiovanni-Vincentelli,et al.  Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design , 2007, Proceedings of the IEEE.

[20]  Betty H. C. Cheng,et al.  Facilitating an automated approach to architecture-based software reuse , 1997, Proceedings 12th IEEE International Conference Automated Software Engineering.

[21]  A. Sangiovanni-Vincentelli,et al.  Constraint-driven communication synthesis , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[22]  Luca Benini,et al.  NoC Design and Implementation in 65nm Technology , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[23]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[24]  Krishnan Srinivasan,et al.  Linear programming based techniques for synthesis of network-on-chip architectures , 2006, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[25]  Laurence Pierre,et al.  A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study , 2007, First International Symposium on Networks-on-Chip (NOCS'07).