A 1.6-to-3.2/4.8 GHz dual-modulus injection-locked frequency multiplier in 0.18μm digital CMOS

This paper proposes a variable-modulus injection-locked frequency multiplier for better harmonic suppression. It is more suitable for fully-integrated implementation using low-Q on-chip inductors in digital CMOS than conventional approaches. A prototype dual-modulus frequency doubler/tripler with 1.6 GHz input and 3.2 GHz/4.8 GHz output is implemented in a 0.18 mum standard digital CMOS. At 5% locking range, the doubler mode achieves fundamental suppression of 42 dB with 2.2 mW power consumption from 1 V supply; while the tripler mode achieves 40 dB suppression at the fundamental and 32 dB at the second harmonic, with 3.7 mWpower consumption from 1 V supply. Good phase noise performance is achieved for both doubler and tripler modes.

[1]  J. Bock,et al.  42 GHz active frequency doubler in SiGe bipolar technology , 2002, 2002 3rd International Conference on Microwave and Millimeter Wave Technology, 2002. Proceedings. ICMMT 2002..

[2]  K. Yamamoto.  A 1.8-V operation 5-GHz-band CMOS frequency doubler using current-reuse circuit design technique , 2005, IEEE Journal of Solid-State Circuits.

[3]  H. Zirath,et al.  Development of 60-GHz front-end circuits for a high-data-rate communication system , 2004, IEEE Journal of Solid-State Circuits.

[4]  B. Floyd,et al.  60GHz transceiver circuits in SiGe bipolar technology , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Hui Wu,et al.  Injection-Locked Clocking: A New GHz Clock Distribution Scheme , 2006, IEEE Custom Integrated Circuits Conference 2006.

[6]  Christian Fager,et al.  High output power, broadband 28-56 GHz MMIC frequency doubler , 2000, 2000 IEEE MTT-S International Microwave Symposium Digest (Cat. No.00CH37017).

[7]  F. Ellinger,et al.  Ultracompact SOI CMOS frequency doubler for low power applications at 26.5-28.5 GHz , 2004, IEEE Microwave and Wireless Components Letters.

[8]  Songcheol Hong,et al.  A miniaturized K-band balanced frequency doubler using InGaP HBT technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[9]  Chieh-Pin Chang,et al.  A 12-36GHz PHEMT MMIC balanced frequency tripler , 2006, IEEE Microwave and Wireless Components Letters.

[10]  Gabriel M. Rebeiz,et al.  High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[11]  Hui Wu,et al.  A 1V, 1mW, 4GHz Injection-Locked Oscillator for High-Performance Clocking , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[12]  Herbert Zirath,et al.  Low Power Single-Ended Active Frequency Doubler for a 60 GHz-Band Application , 2002 .

[13]  Y. Deval,et al.  HiperLAN 5.4 GHz low power CMOS synchronous oscillator , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[14]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.