Ultra-compact sub-10nm logic circuits based on ambipolar SB-FinFETs
暂无分享,去创建一个
[1] Narayanan Vijaykrishnan,et al. Comparative Area and Parasitics Analysis in FinFET and Heterojunction Vertical TFET Standard Cells , 2016, ACM J. Emerg. Technol. Comput. Syst..
[2] C. Tretz,et al. Novel high-density low-power logic circuit techniques using DG devices , 2005, IEEE Transactions on Electron Devices.
[3] Niraj K. Jha,et al. Ultra-low-leakage, Robust FinFET SRAM Design Using Multiparameter Asymmetric FinFETs , 2016, ACM J. Emerg. Technol. Comput. Syst..
[4] Ru Huang,et al. Self-depleted T-gate Schottky barrier tunneling FET with low average subthreshold slope and high ION/IOFF by gate configuration and barrier modulation , 2011, 2011 International Electron Devices Meeting.
[5] J. Larson,et al. Overview and status of metal S/D Schottky-barrier MOSFET technology , 2006, IEEE Transactions on Electron Devices.
[6] C. Tretz,et al. High-Density Reduced-Stack Logic Circuit Techniques Using Independent-Gate Controlled Double-Gate Devices , 2006, IEEE Transactions on Electron Devices.
[7] Thomas Mikolajick,et al. Printable Parallel Arrays of Si Nanowire Schottky-Barrier-FETs With Tunable Polarity for Complementary Logic , 2016, IEEE Transactions on Nanotechnology.