A wide-range all-digital delay-locked loop using fast-lock variable SAR algorithm

This paper presents a wide-operating-range, all digital delay-locked loop (ADDLL) that possesses fast and anti-harmonic lock behavior using a novel fast-lock variable SAR (FVSAR) algorithm. The FVSAR algorithm provides an efficient search sequence for the length-control code of the delay line in the ADDLL. An 11-bit FVSAR ADDLL prototype was fabricated in the TSMC 0.18-μm CMOS process. The chip's core area is 0.2 mm2. With 1.6-V supply, the power consumption of the ADDLL chip is less than 10 mW. Compared with the conventional VSAR algorithm, the proposed FVSAR ADDLL reduces the lock time by at least 35% when the input clock frequency is between 66 MHz and 550 MHz.

[1]  Chulwoo Kim,et al.  A 120-MHz–1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling , 2006, IEEE Journal of Solid-State Circuits.

[2]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[3]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[4]  Zuow-Zun Chen,et al.  An all-digital de-skew clock generator for arbitrary wide range delay , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[6]  Chulwoo Kim,et al.  A wide-range all-digital multiphase DLL with supply noise tolerance , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[7]  Shen-Iuan Liu,et al.  An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[8]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[9]  Jae-Yoon Sim,et al.  A 40-to-800MHz Locking Multi-Phase DLL , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.