FPGA based selective harmonic elimination pulse width modulation technique

The paper presents a reliable method to generate on line pulse width modulation (PWM) signals with selected harmonic elimination (SHE) by using field programmable gate array (FPGA). These signals is used to drive voltage source inverter. Due to the complexity of solving the nonlinear equations, and impossibility to achieve the solution in real time and on line, therefore the solution is obtained off line for wide range of modulation index and as a results a huge of switching data to produce PWM patterns. These data are trained by implementing artificial neural networks (ANN). Then the ANN is hardwarely implemented by using an FPGA. The utilization of FPGA to ANN becomes very attractive since it allows fast hardware design and modification at low costs. This will enable to use SHEPWM to be applied on real time and on line. The details of the implementation on FPGA are described.

[1]  G. Ebersohn,et al.  FPGA-implemented carrier based SPWM multilevel controller , 2004, 2004 IEEE Africon. 7th Africon Conference in Africa (IEEE Cat. No.04CH37590).

[2]  Jihan Zhu,et al.  FPGA Implementations of Neural Networks - A Survey of a Decade of Progress , 2003, FPL.

[3]  Shawki Areibi,et al.  The Impact of Arithmetic Representation on Implementing MLP-BP on FPGAs: A Study , 2007, IEEE Transactions on Neural Networks.

[4]  Shawki Areibi,et al.  Arithmetic formats for implementing artificial neural networks on FPGAs , 2006, Canadian Journal of Electrical and Computer Engineering.

[5]  Francisco D. Freijedo,et al.  Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms , 2008, IEEE Transactions on Industrial Electronics.