论文信息 - A 100-V lateral DMOS transistor with a 0.3-micrometer channel in a 1-micrometer silicon-film-on-insulator-on-silicon

A 100-V lateral DMOS transistor with a 0.3-micrometer channel in a 1-micrometer silicon-film-on-insulator-on-silicon

A novel LDMOS transistor structure with breakdown voltages above 100 V has been fabricated in silicon-on-insulator-on-silicon (SOIS). This structure has been fabrication by silicon direct bonding (SDB) and etch-back to a typical film thickness of 1 mu m. The silicon carrier layer (handle) serves as a back-gate electrode, which, under proper bias, improves the transistor characteristics significantly. The effective channel length or basewidth is 0.3 mu m. Under these conditions, the drift region becomes the current-limiting element. The physics in the drift region in thin silicon films ( >

[1] T. Kuriyama,et al. A high voltage offset-gate SOS/MOS transistor , 1979, 1979 International Electron Devices Meeting.

[2] J. Lasky. Wafer bonding for silicon‐on‐insulator technologies , 1986 .

[3] S. Selberherr. Analysis and simulation of semiconductor devices , 1984 .

[4] M. Darwish,et al. Study of the quasi-saturation effect in VDMOS transistors , 1986, IEEE Transactions on Electron Devices.

[5] C. Harendt,et al. Silicon‐on‐Insulator Films Obtained by Etchback of Bonded Wafers , 1989 .

[6] Jerry G. Fossum,et al. Physical DMOST modeling for high-voltage IC CAD , 1990 .

[7] H. Ohashi,et al. 1800V bipolar-mode MOSFETs: A first application of silicon wafer direct bonding (SDB) technique to a power device , 1986, 1986 International Electron Devices Meeting.