Si interposer build-up options and impact on 3D system cost

The requirements for embedded system functionalities promote stacked integration solutions where interposers are used as large carriers to provide dense interconnections among functional dies. Using the cost model developed at imec, the processing cost of different interposer features is analyzed. Build-up options of various interposer configurations are compared and the additional cost of the interposer component is highlighted. In addition the impact of interposer testing on the system cost is investigated for different interposer substrate areas.

[1]  Eric Beyne,et al.  Electrical, thermal and mechanical impact of 3D TSV and 3D stacking technology on advanced CMOS devices — Technology directions , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[2]  Eric Beyne,et al.  Cost comparison between 3D and 2.5D integration , 2012, 2012 4th Electronic System-Integration Technology Conference.

[3]  Eric Beyne,et al.  Impact of 3D design choices on manufacturing cost , 2009, 2009 IEEE International Conference on 3D System Integration.

[4]  Eric Beyne,et al.  Cost effectiveness of 3D integration options , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[5]  G. Beyer,et al.  Fat damascene wires for high bandwidth routing in silicon interposer , 2012 .

[6]  E. Beyne,et al.  Key elements for sub-50μm pitch micro bump processes , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[7]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[8]  G. Beyer,et al.  Interposer technology for high band width interconnect applications , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[9]  E. Beyne,et al.  The rise of the 3rd dimension for system intergration , 2006, 2006 International Interconnect Technology Conference.

[10]  Jing Xie.  Three dimensional integrated circuit design and test , 2015 .

[11]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[12]  E. Beyne,et al.  3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias , 2006, 2006 International Electron Devices Meeting.

[13]  Raghunandan Chaware,et al.  Assembly process integration challenges and reliability assessment of multiple 28nm FPGAs assembled on a Large 65nm passive interposer , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[14]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.