Modelling and optimization of on-chip spiral inductor in S-parameter domain
暂无分享,去创建一个
[1] Michiel Steyaert,et al. A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors , 1997, IEEE J. Solid State Circuits.
[2] Derek J. Pike,et al. Empirical Model‐building and Response Surfaces. , 1988 .
[3] Thomas H. Lee,et al. Multi-GHz Frequency Synthesis & Division: Frequency Synthesizer Design for 5 GHz Wireless LAN Systems , 2001 .
[4] A. Niknejad,et al. Analysis , Design , and Optimization of Spiral Inductors and Transformers for Si RF IC ’ s , 1998 .
[5] Behzad Razavi. Estimation Methods for Quality Factors of Inductors Fabricated in Silicon Integrated Circuit Process Technologies , 2003 .
[6] Stephen P. Boyd,et al. Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.
[7] Yuan Taur,et al. 4- and 13-GHz tuned amplifiers implemented in a 0.1-/spl mu/m CMOS technology on SOI, SOS, and bulk substrates , 1998 .
[8] Cheon Soo Kim,et al. The detailed analysis of high Q CMOS-compatible microwave spiral inductors in silicon technology , 1998 .
[9] Ali M. Niknejad,et al. Analysis, design, and optimization of spiral inductors and transformers for Si RF ICs , 1998, IEEE J. Solid State Circuits.