A Flexible 0.18 $\mu{\rm m}$ BiCMOS Technology Suitable for Various Applications

Hitachi's SiGe BiCMOS technology, which integrates 0.18 μm CMOS and a SiGe heterojunction bipolar transistor (HBT), does not degrade MOS or bipolar performance. The BiCMOS process is divided into blocks, and the ordering of their processing is optimized so that they do not interfere with each other. Low-thermal-budget SiGe HBT formation is achieved using a minimal-moisture-desorption oxide layer, thereby avoiding disturbing the CMOS process. This technology, which can also be applied to the 0.13 μm generation, has been used for applications ranging from high-speed ones like automotive radar and 40 Gbps optical communication to consumer ones like wireless.

[1]  Bernd Heinemann,et al.  SiGe BiCMOS technology for mm-wave systems , 2012, 2012 International SoC Design Conference (ISOCC).

[2]  M. Khater,et al.  A BiCMOS Technology Featuring a 300/330 GHz (fT/fmax) SiGe HBT for Millimeter Wave Applications , 2006, 2006 Bipolar/BiCMOS Circuits and Technology Meeting.

[3]  Alvin J. Joseph,et al.  Current status and future trends of SiGe BiCMOS technology , 2001 .

[4]  H. Nishizawa,et al.  Recent progress in bipolar transistor technology , 1995 .

[5]  Keiichi Higeta,et al.  A soft-error-immune 0.9-ns 1.15-Mb ECL-CMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry , 1996 .

[6]  T. Hiramoto,et al.  A 27 GHz double polysilicon bipolar technology on bonded SOI with embedded 58 mu m/sup 2/ CMOS memory cells for ECL-CMOS SRAM applications , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[7]  Yuji Yamamoto,et al.  A 0.13µm SiGe BiCMOS technology featuring fT/fmax of 240/330 GHz and gate delays below 3 ps , 2010, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[8]  S.V. Kishore,et al.  A SOI-BiCMOS RF-transmitter for personal digital cellular communication (PDC) , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[9]  T. Ikeda,et al.  Performance and structures of scaled-down bipolar devices merged with CMOSFETs , 1984, 1984 International Electron Devices Meeting.

[10]  Ryoji Takeyari,et al.  A manufacturable 0.18-/spl mu/m SiGe BiCMOS technology for 40-Gb/s optical communication LSIs , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[11]  Alain Chantre,et al.  0.13 $\mu$ m SiGe BiCMOS Technology Fully Dedicated to mm-Wave Applications , 2009, IEEE Journal of Solid-State Circuits.

[12]  T. Ikeda,et al.  A 0.2-/spl mu/m bipolar-CMOS technology on bonded SOI with copper metallization for ultra high-speed processors , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[13]  K. Ohhata,et al.  40 Gb/s 4:1 multiplexer and 1:4 demultiplexer IC module using SiGe HBTs , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[14]  James S. Dunn,et al.  Status and Direction of Communication Technologies - SiGe BiCMOS and RFCMOS , 2005, Proceedings of the IEEE.

[15]  K. Ohhata,et al.  43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[16]  K. Washio,et al.  A 0.2-/spl mu/m 180-GHz-f/sub max/ 6.7-ps-ECL SOI/HRS self aligned SEG SiGe HBT/CMOS technology for microwave and high-speed digital applications , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[17]  M. Racanelli,et al.  SiGe BiCMOS technology for RF circuit applications , 2005, IEEE Transactions on Electron Devices.

[18]  M. A. Polinsky,et al.  CMOS-bipolar monolithic integrated-circuit technology , 1970 .

[19]  D. B. Fenner,et al.  Silicon surface passivation by hydrogen termination: A comparative study of preparation methods , 1989 .

[20]  D. Knoll,et al.  A Low-Cost, High-Performance, High-Voltage Complementary BiCMOS Process , 2006, 2006 International Electron Devices Meeting.

[21]  Y. Shacham-Diamand,et al.  Improvement of Temperature Coefficient of Resistance by Co-Implantation of Argon or Xenon or Fluorine in Boron Implanted Polysilicon Resistors , 2009, IEEE Transactions on Semiconductor Manufacturing.

[22]  B. Jagannathan,et al.  A 0.18 /spl mu/m BiCMOS technology featuring 120/100 GHz (f/sub T//f/sub max/) HBT and ASIC-compatible CMOS using copper interconnect , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).

[23]  A.R. Alvarez.  Future Trends In BiCMOS Technology , 1991, ESSDERC '91: 21st European Solid State Device Research Conference.

[24]  G. Carchon,et al.  A 205/275GHz fT/fmax Airgap Isolated 0.13 m BiCMOS Technology featuring on-chip High Quality Passives , 2006, 2006 Bipolar/BiCMOS Circuits and Technology Meeting.

[25]  Toshiyuki Kikuchi,et al.  A 0.35 /spl mu/m ECL-CMOS process technology on SOI for 1 ns mega-bits SRAMs with 40 ps gate array , 1995, Proceedings of International Electron Devices Meeting.

[26]  Nobuo Tamba,et al.  A Bipolar-Based 0.5μm BiCMOS Technology on Bonded SOI for High-Speed LSIs (Special Section on High Speed and High Density Multi Functional LSI Memories) , 1994 .

[27]  I. Masuda,et al.  High-speed BiCMOS technology with a buried twin well structure , 1987, IEEE Transactions on Electron Devices.

[28]  S. Wada,et al.  Direction to improve SiGe BiCMOS technology featuring 200-GHz SiGe HBT and 80-nm gate CMOS , 2003, IEEE International Electron Devices Meeting 2003.

[29]  James S. Dunn,et al.  SiGe BiCMOS Trends - Today and Tomorrow , 2006, IEEE Custom Integrated Circuits Conference 2006.

[30]  Yuji Yamamoto,et al.  A 0.13µm SiGe BiCMOS technology featuring f T /f max of 240/330 GHz and gate delays below 3 ps , 2009 .

[31]  S. Wada,et al.  Integration of a 0.13-/spl mu/m CMOS and a high performance self-aligned SiGe HBT featuring low base resistance , 2002, Digest. International Electron Devices Meeting,.

[32]  Tadanori Yamaguchi,et al.  Planarized Deep‐Trench Process for Self‐Aligned Double Polysilicon Bipolar Device Isolation , 1990 .

[33]  T. Ikeda,et al.  High speed BiCMOS VLSI technology with buried twin well structure , 1985, 1985 International Electron Devices Meeting.

[34]  B. Heinemann,et al.  Half-Terahertz SiGe BiCMOS technology , 2012, 2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[35]  Atsuo Watanabe,et al.  Future BiCMOS technology for scaled supply voltage , 1989, International Technical Digest on Electron Devices Meeting.

[36]  S. Uppili,et al.  Process and device characterization for a 30-GHz f/sub T/ submicrometer double poly-Si bipolar technology using BF/sub 2/-implanted base with rapid thermal process , 1993 .