Fault tolerant nano-memory with fault secure encoder and decoder

We introduce a nanowire-based, sublithographic memory architecture tolerant to transient faults. Both the storage elements and the supporting ECC encoder and corrector are implemented in dense, but potentially unreliable, nanowire-based technology. This compactness is made possible by a recently introduced Fault-Secure detector design [18]. Using Euclidean Geometry error-correcting codes (ECC), we identify particular codes which correct up to 8 errors in data words, achieving a FIT rate at or below one for the entire memory system for bit and nanowire transient failure rates as high as 10-17 upsets/device/cycle with a total area below 1.7 x the area of the unprotected memory for memories as small as 0.1 Gbit. We explore scrubbing designs and show the overhead for serial error correction and periodic data scrubbing can be below 0.02% for fault rates as high as 10-20 upsets/device/cycle. We also present a design to unify the error-correction coding and circuitry used for permanent defect and transient fault tolerance.

[1]  Laszlo B. Kish,et al.  ERROR RATE IN CURRENT-CONTROLLED LOGIC PROCESSORS WITH SHOT NOISE , 2004 .

[2]  André DeHon,et al.  Design of programmable interconnect for sublithographic programmable logic arrays , 2005, FPGA '05.

[3]  Michael J. Wilson,et al.  Nanowire-based sublithographic programmable logic arrays , 2004, FPGA '04.

[4]  A. DeHon.  Deterministic addressing of nanoscale devices assembled at sublithographic pitches , 2005, IEEE Transactions on Nanotechnology.

[5]  Charles M. Lieber,et al.  Diameter-controlled synthesis of single-crystal silicon nanowires , 2001 .

[6]  André DeHon,et al.  Stochastic assembly of sublithographic nanoscale interfaces , 2003 .

[7]  Janak H. Patel,et al.  Reliability of scrubbing recovery-techniques for memory systems , 1990 .

[8]  Robert McEliece,et al.  The Theory of Information and Coding: Information theory , 2002 .

[9]  Helia Naeimi,et al.  Fault Secure Encoder and Decoder for Memory Applications , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[10]  Bonnie A. Sheriff,et al.  A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre , 2007, Nature.

[11]  A. DeHon,et al.  Nonphotolithographic nanoscale memory density prospects , 2005, IEEE Transactions on Nanotechnology.

[12]  Shu Lin,et al.  Error Control Coding , 2004 .

[13]  Konstantin Nikolic,et al.  A short review of nanoelectronic architectures , 2004 .

[14]  André DeHon,et al.  Nanowire-based programmable architectures , 2005, JETC.

[15]  Donald Ervin Knuth,et al.  The Art of Computer Programming, 2nd Ed. (Addison-Wesley Series in Computer Science and Information , 1978 .

[16]  J. F. Stoddart,et al.  Nanoscale molecular-switch crossbar circuits , 2003 .

[17]  Charles M. Lieber,et al.  Doping and Electrical Transport in Silicon Nanowires , 2000 .

[18]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[19]  David Thomas,et al.  The Art in Computer Programming , 2001 .

[20]  André DeHon,et al.  Law of large numbers system design , 2004 .