Design and FPGA prototyping of a H.264/AVC main profile decoder for HDTV

This paper presents the architecture, design, validation, and hardware prototyping of the main architectural blocks of main profile H.264/AVC decoder, namely the blocks: inverse transforms and quantization, intra prediction, motion compensation and deblocking filter, for a main profile H.264/AVC decoder. These architectures were designed to reach high throughputs and to be easily integrated with the other H.264/AVC modules. The architectures, all fully H.264/AVC compliant, were completely described in VHDL and further validated through simulations and FPGA prototyping. They were prototyped using a Digilent XUP V2P board, containing a Virtex-II Pro XC2VP30 Xilinx FPGA. The post place-and-route synthesis results indicate that the designed architectures are able to process 114 million samples per second and, in the worst case, they are able to process 64 HDTV frames (1080×1920) per second, allowing their use in H.264/AVC decoders targeting real time HDTV applications.

[1]  Hung-Chi Fang,et al.  Parallel 4/spl times/4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Iso/iec 14496-2 Information Technology — Coding of Audio-visual Objects — Part 2: Visual , .

[3]  Sergio Bampi,et al.  Motion Compensation Decoder Architecture for H.264/AVC Main Profile Targeting HDTV , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[4]  Gary J. Sullivan,et al.  Video Compression - From Concepts to the H.264/AVC Standard , 2005, Proceedings of the IEEE.

[5]  Chen-Yi Lee,et al.  A new motion compensation design for H.264/AVC decoder , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Jar-Ferr Yang,et al.  Efficient deblocking filter architecture for H.264 video coders , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Liang-Gee Chen,et al.  Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Jiun-In Guo,et al.  An efficient direct 2-D transform coding IP design for MPEG-4 AVC/H.264 , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Ashraf A. Kassim,et al.  A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC , 2006, IEEE Transactions on Consumer Electronics.

[10]  Marcelo Porto,et al.  High Throughput FPGA Based Architecture for H. 264/AVC Inverse Transforms and Quantization , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[11]  Sergio Bampi,et al.  Architecture of an HDTV Intraframe Predictor for a H.264 Decoder , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[12]  Jar-Ferr Yang,et al.  Combined 2-D transform and quantization architectures for H.264 video coders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[13]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[14]  Yongdong Zhang,et al.  High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder , 2005, IEEE Transactions on Consumer Electronics.

[15]  I. Xilinx,et al.  Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete data sheet , 2004 .

[16]  Jintao Li,et al.  Motion compensation memory access optimization strategies for H.264/AVC decoder , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[17]  Sergio Bampi,et al.  High throughput multitransform and multiparallelism IP for H.264/AVC video compression standard , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[18]  Sergio Bampi,et al.  FPGA Design of A H.264/AVC Main Profile Decoder for HDTV , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[19]  John G. Apostolopoulos,et al.  Video Compression Standards , 1999 .

[20]  Henrique S. Malvar,et al.  Low-complexity transform and quantization in H.264/AVC , 2003, IEEE Trans. Circuits Syst. Video Technol..

[21]  Wen-Nung Lie,et al.  Hardware-efficient computing architecture for motion compensation interpolation in H.264 video coding , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[22]  Itu-T and Iso Iec Jtc.  Advanced video coding for generic audiovisual services , 2010 .

[23]  Anastasis A. Sofokleous,et al.  Review: H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia , 2005, Comput. J..

[24]  Bin-Da Liu,et al.  High throughput 2-D transform architectures for H.264 advanced video coders , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[25]  Yen-Kuang Chen,et al.  Implementation of H.264 decoder on general-purpose processors with media instructions , 2003, IS&T/SPIE Electronic Imaging.