ASIC Design of Reversible Adder and Multiplier

ABSTRACT Reversible logic is one of the promising research areas in low power applications such as quantum computing, optical information processing and low power CMOS design. In this paper we present a reversible carry look ahead adder and an array multiplier. The circuits are designed such that they result in less garbage outputs, constant inputs, and less gate count compared to previous existing designs. We also gain better improvements in terms of power and area when compared to conventional adders and multipliers. The implemented designs are simulated using NC launch and synthesized by RTL compiler. Keywords Reversible, Garbage constant, Garbage output. 1. INTRODUCTION Power dissipation is one of the important problems faced now a day in VLSI design [4]. The combinational circuit dissipates KTlog 2 [1] Joules of heat for every bit of information to be lasted, irrespective of the technology used .where K is Boltzmann constant and T is temperature. Heat dissipation reduces the life span of the circuits. The information is lost when input bits are not able to recover from the output vectors. Reversible gates naturally take care of heat, since input vectors are uniquely recovered from the output vectors. That is there is one-to-one correspondence between input vectors and output vectors. Each output of the Reversible gates is used once, that is the Reversible circuit is feedback free. Some of the terms related to Reversible logic are [2, 3].

[1]  Rajesh Khatri,et al.  Design of High Speed Low Power Reversible Logic Adder Using HNG Gate , 2014 .

[2]  Alexis De Vos,et al.  Optimal Design of a Reversible Full Adder , 2005, Int. J. Unconv. Comput..

[3]  Himanshu Thapliyal,et al.  Novel BCD adders and their reversible logic implementation for IEEE 754r format , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[4]  Md. Saiful Islam.  A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology , 2010, ArXiv.

[5]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[6]  Himanshu Thapliyal,et al.  Novel Reversible Multiplier Architecture Using Reversible TSG Gate , 2006, IEEE International Conference on Computer Systems and Applications, 2006..

[7]  Muhammad Mahbubur Rahman,et al.  Efficient Approaches for Designing Fault Tolerant Reversible Carry Look-Ahead and Carry-Skip Adders , 2010, ArXiv.

[8]  Ko-Chi Kuo,et al.  Low power and high speed multiplier design with row bypassing and parallel architecture , 2010, Microelectron. J..

[9]  Majid Haghparast,et al.  A Design of Fault Tolerant Reversible Arithmetic Logic Unit , 2012 .

[10]  Frank Wannemaker.  Fundamentals Of Digital Logic With Verilog Design , 2016 .

[11]  Mitchell A. Thornton,et al.  Efficient adder circuits based on a conservative reversible logic gate , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[12]  P. Moallem,et al.  A Novel Design of Reversible Multiplier Circuit , 2013 .