Successive pad assignment algorithm to optimize number and location of power supply pad using incremental matrix inversion

An efficient pad assignment algorithm to minimize voltage drop on a power distribution network is proposed. Combination of the successive pad assignment (SPA) and the incremental matrix inversion (IMI) provides an efficient assignment for both location and number of power supply pads. The SPA creates equivalent resistance matrix which preserves both pad candidates and power consumption points as external ports so that topological modification due to connection or disconnection between voltage sources and candidate pads are consistently represented. By reusing sub-matrix of equivalent matrix, the SPA greedily searches next pad location that minimizes the worst drop voltage. Each time the candidate pad is added, the IMI reduces computational complexity significantly. Experimental results show that the proposed procedures efficiently enumerate pad order in practical time.

[1]  O. Schenk,et al.  Recent advances in sparse linear solver technology for semiconductor device simulation matrices , 2003, International Conference on Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003..

[2]  Sani R. Nassif,et al.  Multigrid-like technique for power grid analysis , 2001, ICCAD 2001.

[3]  Massoud Pedram,et al.  Multi-pad power/ground network design for uniform distribution of ground bounce , 1998, DAC.

[4]  Rajendran Panda,et al.  Optimal placement of power-supply pads and pins , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Massoud Pedram,et al.  I/O pad assignment based on the circuit structure , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Rajendran Panda,et al.  Design and analysis of power distribution networks in PowerPCTM microprocessors , 1998, DAC 1998.

[7]  Sundari Mitra,et al.  Design of an efficient power distribution network for the UltraSPARC-I microprocessor , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[8]  Olaf Schenk,et al.  Solving unsymmetric sparse systems of linear equations with PARDISO , 2002, Future Gener. Comput. Syst..

[9]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[10]  Rajendran Panda,et al.  Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.

[11]  Sani R. Nassif,et al.  Multigrid-like technique for power grid analysis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[12]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[13]  Charlie Chung-Ping Chen,et al.  The Power Grid Transient Simulation in Linear Time Based on 3D Alternating-Direction-Implicit Method , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Malgorzata Marek-Sadowska.  Pad Assignment for Power Nets in VLSI Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Sani R. Nassif,et al.  Random walks in a supply network , 2003, DAC '03.