Carrier Phase Lock Loops Tested with Different Input Waves

In this work, we will study the carrier phase lock loop (CPLL) when the input carrier changes its shape. The CPLL has four prototypes which are the analog, the hybrid, the combinational and the sequential. The input carrier can be a sinusoidal wave, a triangular wave or a rectangular wave. The objective is to study the four synchronizer types and to observe their jitter behaviors as function of the input carrier SNR (signal- noise ratio), when the carrier changes its shape between the three mentioned waves.

[1]  Ian J. Wassell,et al.  Performance evaluation of fine time synchronizers for WLANs , 2005, 2005 13th European Signal Processing Conference.

[2]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[3]  Heidi Steendam,et al.  Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers , 2006, 2006 IEEE International Conference on Communications.

[4]  Marvin K. Simon,et al.  Tracking Performance of Symbol Synchronizers for Manchester Coded Data , 1977, IEEE Trans. Commun..

[5]  Weilin Liu,et al.  Data-aided synchronization of coherent CPM-receivers , 1992, IEEE Trans. Commun..

[6]  Karsten P. Ulland,et al.  Vii. References , 2022 .

[7]  Ran Ginosar,et al.  Data synchronization issues in GALS SoCs , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[8]  John S. Baras,et al.  On the performance limits of data-aided synchronization , 2003, IEEE Trans. Inf. Theory.

[9]  Atilio Gameiro,et al.  A New Technique to Measure the Jitter , 2001 .

[10]  C. Hogge.  A self correcting clock recovery curcuit , 1985, Journal of Lightwave Technology.

[11]  Jeffrey B. Carruthers,et al.  Bit synchronization in the presence of co-channel interference , 1990 .

[12]  Jean C. Imbeaux.  Performances of the Delay-Line Multiplier Circuit for Clock and Carrier Synchronization in Digital Satellite Communications , 1983, IEEE J. Sel. Areas Commun..

[13]  A. Jazwinski.  Filtering for nonlinear dynamical systems , 1966 .

[14]  Antonio A. D'Amico,et al.  Efficient non-data-aided carrier and clock recovery for satellite DVB at very low signal-to-noise ratios , 2001, IEEE J. Sel. Areas Commun..

[15]  S. Moustakas,et al.  Simple clock extraction circuit using a self sustaining monostable multivibrator output signal , 1983 .

[16]  W. Rosenkranz.  Phase-Locked Loops with Limiter Phase Detectors in the Presence of Noise , 1982, IEEE Trans. Commun..