Real time application architectural synthesis dedicated to sub-micron technologies

Architectural synthesis tools map algorithms to architectures under real time constraints and quickly provide estimations of area and performance. However, these tools do not take the VLSI circuit interconnection cost into account whereas this cost becomes predominant with the technology decrease and the application complexity increase. A new methodology that enables the interconnection cost to be controlled all along the architectural synthesis process is presented in this paper.

[1]  Olivier Sentieys,et al.  GAUT: An architectural synthesis tool for dedicated signal processors , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[2]  Wayne Wei-Ming Dai.  Chip parasitic extraction and signal integrity verification (extended abstract) , 1997, DAC.

[3]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[4]  Keikichi Tamaru,et al.  Effects of Technology Scaling on Area-Delay Characteristics of RTL Designs: A Case Study , 1997 .

[5]  Atila Alvandpour,et al.  A Wire Capacitance Estimation Technique for Power Consuming Interconnections at High Levels of Abstraction , 1997 .

[6]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[7]  Keikichi Tamaru,et al.  A Floorplan Based Methodology for Data-Path Synthesis of Sub-micron ASICs , 1996 .

[8]  Román Hermida,et al.  Heuristics for branch-and-bound global allocation , 1992, EURO-DAC '92.

[9]  Emmanuel Casseau,et al.  Architectural Synthesis of a Complex Application : the Viterbi Algorithm , 1999 .

[10]  Daniel D. Gajski,et al.  Design Methodology for High-Level Synthesis , 1992 .

[11]  Zebo Peng,et al.  Estimation and consideration of interconnection delays during high-level synthesis , 1998, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204).

[12]  M. Fernandez,et al.  Heuristics for branch-and-bound global attraction , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[13]  Fadi J. Kurdahi,et al.  Layout-driven RTL binding techniques for high-level synthesis , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[14]  Olivier Sentieys,et al.  Synthesis: From Digital Signal Processing Specifications to Layout , 1995 .

[15]  W.W.-M. Dai.  Chip Parasitic Extraction And Signal Integrity Verification , 1997, Proceedings of the 34th Design Automation Conference.

[16]  Francisco Tirado,et al.  A method for area estimation of data-path in high level synthesis , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Werner Grass.  A branch-and-bound method for optimal transformation of data flow graphs for observing hardware constraints , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[18]  Fadi J. Kurdahi,et al.  Layout-driven RTL binding techniques for high-level synthesis , 1996, TODE.