Design of 2.5Gb/s Transimpedance Amplifier using CMOS Technologies

Designed RGC TIA circuit was simulated on the basis of 0.25 mum CMOS process using HSPICE. Supply voltage is 2.5 V. Power consumption of the whole circuit is 16 mW. Mid-band transimpedance (TIA) gain of TIA is 60.1 dBOmega and -3 dB bandwidth is satisfied with photodiode capacitance and the average noise current spectral density of 18.9 pA/sqrt(Hz). TIA output eye-diagram of 2.5-Gb/s 231-1 PRBS signal. We obtained period of 300 ps, wide and clean eye-diagram. Output eye-diagram voltage amplitude of 100 muA input current signal is equal to 90 mVpp. A core size is 210 mum times 60 mum.

[1]  T. Masuda,et al.  45 GHz transimpedance 32 dB limiting amplifier and 40 Gb/s 1:4 high-sensitivity demultiplexer with decision circuit using SiGe HBTs for 40 Gb/s optical receiver , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2]  Christos Papavassiliou,et al.  A high-speed four-channel integrated optical receiver array using SiGe HBT technology , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[3]  Wei-Zen Chen,et al.  Bandwidth enhancement techniques for transimpedance amplifier in CMOS technologies , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[4]  Mohamed I. Elmasry,et al.  Self-timed MOS current mode logic for digital applications , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Songcheol Hong,et al.  A 65-mW 5-Gb/s/ch current-mode common-base transimpedance amplifier array for optical interconnects , 2003 .

[6]  Hoi-Jun Yoo,et al.  1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications , 2004 .