Optimized RF CMOS Low Noise Amplifier Design Via Geometric Programming

We present an innovative geometric programming (GP)-based approach for optimizing the design of a CMOS low noise amplifier (LNA). An LNA with common source inductive degeneration is formed in the GP framework for optimization. Globally optimal design parameters satisfying design constraints and specifications are obtained with high computational efficiency. Tradeoff curves for analyzing various design metrics, such as noise figure and quality factor, are rapidly computed through GP. Numerical examples show that the GP-optimized values are in excellent match with the known optimal values. Moreover, the GP framework allows fast computation and easy incorporation of additional design constraints that are generally difficult, if not impossible, in the traditional approach

[1]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Stephen P. Boyd,et al.  ORACLE: optimization with recourse of analog circuits including layout extraction , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  Pietro Andreani,et al.  Noise optimization of an inductively degenerated CMOS low noise amplifier , 2001 .

[4]  Trung-Kien Nguyen,et al.  CMOS low-noise amplifier design optimization techniques , 2004, IEEE Transactions on Microwave Theory and Techniques.

[5]  Sina Balkir,et al.  Design automation of single-ended LNAs using symbolic analysis , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Michiel Steyaert,et al.  Optimal RF design using smart evolutionary algorithms , 2000, Proceedings 37th Design Automation Conference.

[7]  David J. Allstot,et al.  Elitist nondominated sorting genetic algorithm based RF IC optimizer , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[9]  Trung-Kien Nguyen,et al.  CMOS low noise amplifier design optimization technique , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[10]  P. Leroux,et al.  A 0.8 dB NF ESD-protected 9 mW CMOS LNA , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[11]  Stephen P. Boyd,et al.  Optimization of inductor circuits via geometric programming , 1999, DAC '99.