Analysis of SET Effects in a PIC Microprocessor for Selective Hardening

In this work we propose a method to evaluate the criticality of the components of a circuit with respect to Single Event Transient (SET) effects. Emulation-based fault injection is used to determine the error rate for each individual gate. The method also identifies the optimal set of flip-flops to be hardened using time redundancy techniques. The results enable the selective application of SET mitigation techniques to satisfy soft error rate requirements with reduced overheads. A PIC18 microprocessor with three different workloads has been used as a case study, and results show that just hardening 25% of gates is enough to achieve more than 99% mitigation of SET effects.

[1]  Ravishankar K. Iyer,et al.  An experimental study of soft errors in microprocessors , 2005, IEEE Micro.

[2]  Dan Alexandrescu,et al.  A Systematical Method of Quantifying SEU FIT , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[3]  Mario García-Valderas,et al.  Soft Error Sensitivity Evaluation of Microprocessors by Multilevel Emulation-Based Fault Injection , 2012, IEEE Transactions on Computers.

[4]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[5]  Sanjay J. Patel,et al.  Examining ACE analysis reliability estimates using fault-injection , 2007, ISCA '07.

[6]  Mario García-Valderas,et al.  SET Emulation Under a Quantized Delay Model , 2007, DFT.

[7]  Nur A. Touba,et al.  Partial error masking to reduce soft error failure rate in logic circuits , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[8]  Celia López,et al.  Extensive SEU Impact Analysis of a PIC Microprocessor for Selective Hardening , 2010, IEEE Transactions on Nuclear Science.

[9]  P.H. Eaton,et al.  Digital Single Event Transient Trends With Technology Node Scaling , 2006, IEEE Transactions on Nuclear Science.

[10]  M. Baze,et al.  Comparison of error rates in combinational and sequential logic , 1997 .

[11]  Michael Nicolaidis.  Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[12]  L. Entrena,et al.  SET Emulation Considering Electrical Masking Effects , 2009, IEEE Transactions on Nuclear Science.

[13]  B.L. Bhuva,et al.  RHBD techniques for mitigating effects of single-event hits using guard-gates , 2005, IEEE Transactions on Nuclear Science.

[14]  Arun K. Somani,et al.  Soft error sensitivity characterization for microprocessor dependability enhancement strategy , 2002, Proceedings International Conference on Dependable Systems and Networks.

[15]  K. J. Hass,et al.  Single event transients in deep submicron CMOS , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[16]  Lorena Anghel,et al.  An effective approach to detect logic soft errors in digital circuits based on GRAAL , 2009, 2009 10th International Symposium on Quality Electronic Design.

[17]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[18]  J.G. Delgado-Frias,et al.  Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems , 2006, IEEE Transactions on Nuclear Science.

[19]  C. Lopez-Ongil,et al.  Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.