Analysis of Power Distribution Network in glass, silicon interposer and PCB

3D integration using a glass interposer and through glass via technologies is expected to improve the performance of a whole system significantly. However, due to the high quality factor of the glass substrate, the sharp impedance peaks on the Power Distribution Networks arise at the resonances. When the mode resonances occur, performance of a whole system could be degraded. Segmentation based impedance-estimation was used to analyze the PDN impedance and analyzed system degradation at resonance frequencies. To maximize advantages of the glass interposers, the PDN should be carefully designed to suppress the resonances. Considering the current status of the glass fabrication processes, we propose that placing the ground vias near the signal vias is the most promising solution for maximizing the advantages of the glass interposers.

[1]  Stanislaw M. Gubanski,et al.  Dielectric mixtures: electrical properties and modeling , 2001 .

[2]  V. Sundaram,et al.  Low-cost and low-loss 3D silicon interposer for high bandwidth logic-to-memory interconnections without TSV in the logic IC , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[3]  Yongkee Kwon,et al.  Analysis of power distribution network in TSV-based 3D-IC , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[4]  Joungho Kim,et al.  Analysis of glass interposer PDN and proposal of PDN resonance suppression methods , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).

[5]  V. Sukumaran,et al.  Low-Cost Thin Glass Interposers as a Superior Alternative to Silicon and Organic Interposers for Packaging of 3-D ICs , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.