Copyright protection of designs based on multi source IPs

This paper addresses the copyright protection problem of integrated circuits designed with blocks which are originated from multiple design sources. The process consists of two phases. First, a compact signature is generated from every block independently and made public. Utilizing such signatures, a design can be decomposed into its original building blocks, regardless of multiple hierarchies. Then, a map of all the blocks can be built, thus allowing to reconstruct the original copyright dependencies. The proposed methodology can be used by foundries to verify that designs submitted for fabrication contain blocks traceable to a legal source of intellectual property. The verification process is also useful to intellectual property providers and integrators, as it reduces the likelihood of infringement, thus ultimately minimizing the risk of litigation.

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  Miodrag Potkonjak,et al.  Robust FPGA intellectual property protection through multiple small watermarks , 1999, DAC '99.

[3]  R. Otten.  Automatic Floorplan Design , 1982, DAC 1982.

[4]  JOHN VALAINIS,et al.  Two-dimensional IC layout compaction based on topological design rule checking , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Edoardo Charbon,et al.  Watermarking layout topologies , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[6]  Telle Elizabeth Whitney.  Hierarchical composition of vlsi circuits , 1985 .

[7]  Alberto L. Sangiovanni-Vincentelli,et al.  TimberWolf3.2: A New Standard Cell Placement and Global Routing Package , 1986, 23rd ACM/IEEE Design Automation Conference.

[8]  Michael Ian Shamos,et al.  Computational geometry: an introduction , 1985 .

[9]  Edoardo Charbon.  Hierarchical watermarking in IC design , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[10]  F. Frances Yao,et al.  Computational Geometry , 1991, Handbook of Theoretical Computer Science, Volume A: Algorithms and Complexity.

[11]  M. Potkonjak,et al.  FPGA fingerprinting techniques for protecting intellectual property , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).