Generalized Augmented Lagrangian and Its Applications to VLSI Global Placement*
暂无分享,去创建一个
Yao-Wen Chang | Jianli Chen | Zheng Peng | Wenxing Zhu | Ziran Zhu | Yao-Wen Chang | Ziran Zhu | Jianli Chen | Zheng Peng | Wen-xing Zhu
[1] M. Hestenes. Multiplier and gradient methods , 1969 .
[2] Andrew B. Kahng,et al. Architecture and details of a high quality, large-scale analytical placer , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[3] Yao-Wen Chang,et al. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Yao-Wen Chang,et al. Essential Issues in Analytical Placement Algorithms , 2009, IPSJ Trans. Syst. LSI Des. Methodol..
[5] Yih-Lang Li,et al. Multi-threaded collision-aware global routing with bounded-length maze routing , 2010, Design Automation Conference.
[6] Ya-Xiang Yuan,et al. Optimization Theory and Methods: Nonlinear Programming , 2010 .
[7] Yao-Wen Chang,et al. Unified analytical global placement for large-scale mixed-size circuit designs , 2010, ICCAD 2010.
[8] Yao-Wen Chang,et al. Unified analytical global placement for large-scale mixed-size circuit designs , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[9] Jin Hu,et al. Progress and challenges in VLSI placement research , 2015, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Natarajan Viswanathan,et al. ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[11] Yao-Wen Chang,et al. TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Jianli Chen,et al. An augmented Lagrangian method for VLSI global placement , 2014, The Journal of Supercomputing.
[13] Yao-Wen Chang,et al. NTUplace4h: A Novel Routability-Driven Placement Algorithm for Hierarchical Mixed-Size Circuit Designs , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Chung-Kuan Cheng,et al. ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Chung-Kuan Cheng,et al. ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov's Method , 2015, TODE.
[16] F. Caccioli,et al. Optimal leverage trajectories in presence of market impact , 2015 .
[17] Evangeline F. Y. Young,et al. Placement: From Wirelength to Detailed Routability , 2016, IPSJ Trans. Syst. LSI Des. Methodol..
[18] Yao-Wen Chang,et al. Fogging effect aware placement in electron beam lithography , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).