Bandwidth of prioritized crossbar systems

Abstract We analyze the performance of prioritized multiprocessor systems with shared memory using as interconnection networks the crossbar. The effective memory bandwidth (EMBW) is chosen as the main performance measure. One situation is examined: when the memory requests of each processor are of any distribution, and the rejected requests are resubmitted in the next cycle. A static model is derived for estimating the EMBW. Improvements are made by using an adjusted memory request rate. In order to verify these models, simulation results are given to compared with analysis results. In addition, we also give the extension of our analyses to include a nonhomogeneous crossbar system.

[1]  Dharma P. Agrawal,et al.  Design and Performance of Generalized Interconnection Networks , 1983, IEEE Transactions on Computers.

[2]  Yu-cheng Liu,et al.  Analysis of Prioritized Crossbar Multiprocessor Systems , 1989, J. Parallel Distributed Comput..

[3]  Laxmi N. Bhuyan An Analysis of Processor-Memory Interconnection Networks , 1985, IEEE Transactions on Computers.

[4]  Trevor Mudge,et al.  Probabilistic analysis of a crossbar switch , 1982, ISCA 1982.

[5]  Janak H. Patel,et al.  Memory Interference in Synchronous Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[6]  Yu-cheng Liu,et al.  Effective Memory Bandwidth and Processor Blocking Probability in Multiple-Bus Systems , 1987, IEEE Trans. Computers.

[7]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[8]  Janak H. Patel Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[9]  B. A. Bowen,et al.  Performance of Cross-Bar Multiprocessor Systems , 1983, IEEE Transactions on Computers.

[10]  Hee Yong Youn,et al.  A Comprehensive Performance Evaluation of Crossbar Networks , 1993, IEEE Trans. Parallel Distributed Syst..