Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies

We propose a magnetic and electric level spin-transfer torque random access memory (STT-RAM) cell model to simulate the write operation of an STT-RAM. The model of a magnetic tunneling junction (MTJ) is modified to take into account the electrical response of the MOS transistor that is connected to the MTJ. A dynamic design flow is also proposed to minimize any unnecessary design margin in an STT-RAM cell design by leveraging from the new STT-RAM cell model. The design of an STT-RAM cell with a one-transistor-one-MTJ (1T1J) structure shows that our technique can reduce more than 22% of the STT-RAM cell area, compared with a conventional STT-RAM cell model at a TSMC 90-nm technology node. The performance and the reliability of the memory cell were unaffected. By using our model, we analyzed the scalability of STT-RAM technology down to a 22-nm Bulk-CMOS technology node. The tradeoffs among the MTJ switching current, the thermal stability of the MTJ and the MOS transistor driving strength are discussed. Some magnetic- and circuit-level solutions to achieve 9F2 STT-RAM cell area at 22-nm technology node are also discussed.

[1]  Berger.  Emission of spin waves by a magnetic multilayer traversed by a current. , 1996, Physical review. B, Condensed matter.

[2]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[3]  Isaak D. Mayergoyz,et al.  Analytical approach to current-driven self-oscillations in Landau–Lifshitz–Gilbert dynamics , 2005 .

[4]  Jonathan Z. Sun.  Spin-current interaction with a monodomain magnetic body: A model study , 2000 .

[5]  D. Dimitrov,et al.  Spin Torque Induced Magnetization Switching Variations , 2009, IEEE Transactions on Magnetics.

[6]  D. Ralph,et al.  Time-Domain Measurements of Nanomagnet Dynamics Driven by Spin-Transfer Torques , 2005, Science.

[7]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[8]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[9]  J. Otani,et al.  A high-density and high-speed 1T-4MTJ MRAM with Voltage Offset Self-Reference Sensing Scheme , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[10]  J. Simmons.  Generalized Formula for the Electric Tunnel Effect between Similar Electrodes Separated by a Thin Insulating Film , 1963 .

[11]  E. Belhaire,et al.  Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.

[12]  Improving STT MRAM storage density through smaller-than-worst-case transistor sizing , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[13]  J. Katine,et al.  Time-resolved reversal of spin-transfer switching in a nanomagnet. , 2004, Physical review letters.

[14]  D. Ralph,et al.  Microwave oscillations of a nanomagnet driven by a spin-polarized current , 2003, Nature.

[15]  J. C. Sloncxewski.  Current-driven excitation of magnetic multilayers , 2003 .

[16]  D. Dimitrov,et al.  Thermal fluctuation effects on spin torque induced switching: Mean and variations , 2008 .

[17]  Shoji Ikeda,et al.  2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  A. Pohm,et al.  Curie point written magnetoresistive memory , 2000 .

[19]  R. Dittrich,et al.  Energy barrier and effective thermal reversal volume in columnar grains , 2003 .

[20]  J. Slonczewski.  Current-driven excitation of magnetic multilayers , 1996 .

[21]  S.O. Park,et al.  MRAM with novel shaped cell using synthetic anti-ferromagnetic free layer , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..