Color Space Conversion on FPGA-augmented TriMedia-32 Processor

This paper investigates Y UV -to-RGB color space conversion on FPGA-augmented TriMedia-32 processor. First, we outline the extension of TriMedia-32 architecture consisting of FPGA-based Reconfigurable Functional Units (RFU) and associated generic instructions. Then we analyse a YUV-RGB (RFU–specific) instruction which can process four pixels per call, and propose a scheme to implement the YUV-RGB operation on RFU. When mapped on an ACEX EP1K100 FPGA, the proposed YUV-RGB exhibits a latency of 10 and a recovery of 2 TriMedia-32@200 MHz cycles, and occupies 34% of the device. By configuring the YUV-RGB facility on the RFUs at application loadtime, YUV-to-RGB color space conversion can be computed on FPGA-augmented TriMedia-32 with a speed-up of3:3 over the standard TriMedia-32. Keywords— Reconfigurable computing; color space conversion; VLIW processors; field-programmable gate arrays.

[1]  Charles A. Poynton,et al.  A technical introduction to digital video , 1996 .

[2]  Stamatis Vassiliadis,et al.  Color space conversion for MPEG decoding on FPGA-augmented TriMedia processor , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[3]  CONVENTIONAL TELEVISION SYSTEMS , 2001 .

[4]  Michael D. Smith,et al.  A high-performance microarchitecture with hardware-programmable functional units , 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture.

[5]  Ralph Wittig,et al.  OneChip: an FPGA processor with reconfigurable logic , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[6]  Gert Slavenburg,et al.  An architectural overview of the programmable multimedia processor, TM-1 , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[7]  Stamatis Vassiliadis,et al.  MPEG-compliant entropy decoding on FPGA-augmented TriMedia/CPU64 , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[8]  Stamatis Vassiliadis,et al.  MPEG macroblock parsing and pel reconstruction on an FPGA-augmented TriMedia processor , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[9]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[10]  S. Vassiliadis,et al.  IDCT Implementation on an FPGA-Augmented TriMedia , 2001 .